

Radiation-Hardened DC-DC Converter Design: Systematic Analysis of Single-Event Transient Effects and Voltage Clamping Mitigation Strategy

Authors: Guo, Prof. Zhongjie, Wang, Mr. Yapeng, Wen, Mr. Bin, Mr. Hongpeng Dai, Dr. Xianjing Qiang, Guo, Prof. Zhongjie

Date: 2025-04-12T16:42:08+00:00

Abstract

This paper investigates the single-event transient (SET) effects induced by high-energy particle radiation on the error amplifier (EA) within the loop of a DC-DC Boost converter using circuit-level simulation methods. Through the analysis of SET propagation within the loop and simulation verification, the relationship between SET impact on the DC-DC output voltage and load current is derived. A SET mitigation approach based on voltage clamping technology is proposed for SETs occurring at the EA output. By sampling and comparing the EA output voltage, SET detection is achieved. Upon detection of an SET, the EA output voltage is clamped, effectively isolating the SET propagation within the loop and ensuring the stability of the DC-DC output voltage, thereby endowing the DC-DC converter with a certain level of radiation hardness. The proposed method is verified using a 180nm commercial BCD process. Experimental results show that under a high-energy particle linear energy transfer (LET) of 100 MeV · cm²/mg, the output voltage variations in the DC-DC converter caused by negative and positive SETs are less than 0.6 mV and 1.7 mV, respectively. The SET mitigation capabilities are 96.1% and 87.1%, respectively. Moreover, for the hardened EA, SETs occurring at the output node have a 95.5% probability of not affecting the DC-DC converter's output voltage.

Full Text

Preamble

Radiation-Hardened DC-DC Converter Design: Systematic Analysis of Single-Event Transient Effects and Voltage Clamping Mitigation Strategy

Zhong-Jie Guo,^{1,†} Ya-Peng Wang,¹ Bin Wen,¹ Hong-Peng Dai,¹ and Xiao-jing Qiang¹

¹School of Automation and Information Engineering, Xi'an University of Technology, Xi'an 710048, China

This paper investigates the single-event transient (SET) effects induced by high-energy particle radiation on the error amplifier (EA) within the loop of a DC-DC Boost converter using circuit-level simulation methods. Through analysis of SET propagation within the loop and simulation verification, the relationship between SET impact on the DC-DC output voltage and load current is derived. A SET mitigation approach based on voltage clamping technology is proposed for SETs occurring at the EA output. By sampling and comparing the EA output voltage, SET detection is achieved. Upon detection of an SET, the EA output voltage is clamped, effectively isolating the SET propagation within the loop and ensuring the stability of the DC-DC output voltage, thereby endowing the DC-DC converter with a certain level of radiation hardness. The proposed method is verified using a 180nm commercial BCD process. Experimental results show that under a high-energy particle linear energy transfer (LET) of 100 MeV · cm²/mg, the output voltage variations in the DC-DC converter caused by negative and positive SETs are less than 0.6 mV and 1.7 mV, respectively. The SET mitigation capabilities are 96.1% and 87.1%, respectively. Moreover, for the hardened EA, SETs occurring at the output node have a 95.5% probability of not affecting the DC-DC converter's output voltage.

Keywords: DC-DC converter, Single event transient (SET), Voltage clamping, Radiation hardened by design (RHBD)

Introduction

The space environment contains numerous radiation sources that, through different mechanisms, cause interruptions and damage to various spacecraft with integrated circuits as their core. Common radiation effects include the single-event transient effect (SET) and the total ionizing dose effect (TID) [1-3]. As an important component of power management chips, DC-DC converters are present in various industrial fields [4, 5]. In the space field, due to the harsh operating environment, the stability of DC-DC converters is not guaranteed, which limits their application [6-8]. When high-energy particles strike the reverse-biased PN junction in an integrated circuit, a large number of charged ions are ionized and immediately collected by sensitive nodes, causing changes in the transient current and voltage at the nodes—this is known as the SET [9-13]. The SET generated when high-energy particles enter the DC-DC converter poses a threat to system stability.

Given the importance of DC-DC converters in electronic devices, several studies have reported on SET phenomena and radiation hardening techniques related to DC-DC converters. Reference [14] identified through particle bombardment experiments that bandgap reference circuits are sensitive to SET, which could lead

to a reset of the DC-DC system. Reference [15] discovered that SET can affect the output voltage V_{OUT} of DC-DC converters through high-energy particle injection experiments. Reference [16] conducted high-energy particle injection experiments on the voltage-controlled oscillator and comparator within PWM controllers, observing variations in the loop duty cycle that ultimately resulted in V_{OUT} jumps, indicating that PWM controllers are among the SET-sensitive components in DC-DC converters.

Reference [17] proposed a method of adding resistors in series at the front end of the DC-DC converter to facilitate CMOS devices exiting Single Event Latch-up (SEL), but this approach only targets the digital circuit portions. In reference [18], a radiation-hardened process was used to harden a DC-DC converter based on switch capacitors, and redundant hardening design was also applied to the current reference circuit. However, this particular process is expensive and not universally applicable. Therefore, circuit-level hardening design has become increasingly attractive as an alternative approach. Reference [19] performed hardening on oscillators within the DC-DC converter, enabling them to withstand certain energy levels from particle strikes, but this was essentially a redundancy design for the internal RS latches and other digital circuits of the oscillator.

Redundancy hardening methods are commonly used in design hardening, but they primarily apply to digital circuits [20, 21]. The error amplifier (EA), as a core analog circuit within PWM controllers, is particularly susceptible to SET effects [22]. For the hardening of analog integrated circuits, Reference [23] proposed an RC filtering approach specifically for bandgap reference circuits, which involves connecting high-value resistors and capacitors at the output terminal of the reference to filter out voltage ripple. While this method can reduce the amplitude of reference voltage transients, it also prolongs the recovery time of the reference voltage and significantly increases chip area. Reference [24] performed SET analysis on the charge pump (CP) in phase-locked loops (PLLs). By directly adding a digital control circuit between the CP and the low-pass filter (LPF), the transmission of SET currents was interrupted, and a charge release circuit was utilized to dissipate the charges generated by SET effects. Although this digital circuit resembles a latch unit with strong resistance against SET, it still suffers from false triggering and occurrences of SET during port switching. Reference [25] introduced a symmetrical multi-path-splitting (SMPS) method, which splits SET-sensitive nodes in low-dropout regulators (LDOs) and adds resistors between adjacent nodes for isolation. This approach significantly reduces the impact of SET; however, the circuit structure must be replicated multiple times for effective SET mitigation, complicating the circuit layout. Reference [26] incorporated two NMOS transistors into a voltage-controlled oscillator (VCO), ingeniously cross-connecting them with the existing two PMOS transistors to form positive feedback and accelerate the SET recovery process. However, the universality of this hardening technique is relatively poor.

This paper is based on a DC-DC Boost converter integrated on a single chip using a commercially available 180nm BCD process. The study focuses on the

SET in the EA of the PWM control unit and proposes a SET mitigation method based on voltage clamping. The remaining sections of this paper are organized as follows: Section II introduces the impact of SET in the EA on the DC-DC loop. Section III presents the proposed DC-DC hardening method based on voltage clamping technology. Section IV provides experimental results and analysis. Finally, Section V concludes the paper.

II. The Effect of SET on the DC-DC Loop

A. SET Simulation

The simulation region can extend downward in a funnel shape along the particle trajectory, and this phenomenon is known as the “funnel effect.” The funnel effect significantly increases the carrier collection region. With the absorption of electrons and holes by the depletion region formed between the drain and the substrate, a transient current ISET will be formed. Specifically, the NMOS extracts ISET from the drain, discharging the parasitic capacitance at the drain and generating a negative SET pulse. Conversely, the PMOS injects ISET into the drain, charging the parasitic capacitance and producing a positive SET pulse.

The relationship between the charge collected Q at the drain after high-energy particle bombardment of sensitive nodes and the Linear Energy Transfer (LET) of the particles can be expressed as follows:

$$Q = e \cdot \rho \cdot d \cdot LET / E_{eh}$$

where e represents the elementary charge of an electron, ρ is the volume density of silicon, d denotes the penetration depth of high-energy particles, and E_{eh} is the minimum energy required to ionize an electron-hole pair in the target material. To simulate the transient current ISET induced by particle bombardment, a double-exponential instantaneous pulse model is used for modeling ISET [27, 28]. The expression is given as follows:

$$I_{SET} = \frac{Q}{\tau_f - \tau_r} (\exp(-t/\tau_f) - \exp(-t/\tau_r))$$

In analog integrated circuits, different MOS devices have distinct electrical parameters, which lead to different responses at the circuit nodes. [Figure 1: see original paper] illustrates the mechanism diagram of SET generation when high-energy particles enter bulk silicon MOS devices, where τ_r is the rise time constant of the current pulse and τ_f is the fall time constant. Here, τ_r is set to 50ps and τ_f is set to 450ps. [Figure 2: see original paper] illustrates the ISET generated by different LET values.

When high-energy particles enter the sensitive region of a MOS device, they ionize a large number of electron-hole pairs from extranuclear electrons along

the incident trajectory. The depletion region formed by the reverse-biased PN junction, due to its strong electric field, becomes a sensitive region for carrier collection. Since the ionized carriers with high concentration along the particle trajectory can be approximated as a conductor, the electric field in the depletion region can extend deeper into the substrate. The LET values selected in this paper are within the expected test range for CMOS technology [29]. In the subsequent SET impact analysis and hardening effect tests of the DC-DC converter presented in this paper, this current source model is employed.

B. DC-DC Converter Structure and SET Sensitive Node Analysis

The DC-DC converter must be combined with a controller to form a negative feedback loop in order to provide a controllable and stable V_{OUT} . [Figure 3: see original paper] illustrates the overall architecture of a peak current mode-controlled DC-DC boost converter. The reference voltage V_{CT} output from the DAC and the feedback voltage V_{FB} from the DC-DC output jointly act on the EA to regulate the loop and stabilize V_{OUT} .

In steady state, the relationship between the input voltage V_{IN} and the V_{OUT} of a Boost converter can be expressed as:

$$V_{OUT} = \frac{V_{IN}}{1 - D}$$

where the duty cycle D is defined as the ratio of the time the control signal V_{NG} for transistor $M1$ is high to the clock period T . High-energy particle strikes on the DC-DC loop may affect D , leading to variations in the inductor current I_L . If this influence persists for a longer duration and affects multiple control cycles of the loop, it can impact V_{OUT} .

To enhance the low-frequency gain of the loop and suppress high-frequency noise, a PI compensation method is employed for the control loop. Compensation resistor $R1$ and compensation capacitors $C1$ and $C2$ are connected at the output of the EA. The values of the compensation resistors and capacitors must be determined in conjunction with the parameters of the loop. In this application, $R1$ is set to $2.3M\Omega$, $C1$ is $10pF$, and $C2$ is $200fF$.

Since DC-DC converters operate based on switching cycle control, the duration of SET occurring at most nodes within the loop is relatively short, generally ranging from a few nanoseconds to several tens of nanoseconds. The switching frequency of common non-isolated chip-level DC-DC converters typically lies in the range of several kilohertz (kHz) to several megahertz (MHz). Taking the switching frequency of 1.5 MHz used in this paper as an example, one cycle is approximately 667 ns. Therefore, the unstable time caused by SET at most nodes accounts for only a small fraction of the entire switching cycle. Moreover, due to the presence of output capacitance at the converter's output terminal, the influence on just one switching cycle will not lead to a significant change in

the output voltage. However, the SET occurring at the output terminal of the EA, influenced by the compensation network, will affect the duty cycle and the inductor current for a relatively long time. Therefore, this paper focuses on the study of SET at the output node of the EA and proposes a circuit design for mitigating SET at this node.

The circuit structure of the EA is shown in [Figure 4: see original paper]. VB1, VB2, and VB3 are bias voltages. High-energy particles striking the drain of M18 will trigger a negative SET pulse, causing VC to decrease, while impacts on the drain of M17 will result in a positive SET pulse, leading to an increase in VC. The signal VC is passed to VCM through a voltage conversion circuit, as shown in [Figure 5: see original paper]. Transistors M1 and M2 form a current mirror, which fixes the current in the branch containing M2. Therefore, the voltage VGS between the gate and source of M3 is a constant value. The relationship between VCM and VC is as follows:

$$V_{CM} = V_C - V_{GS}$$

The reason for level-shifting VC is twofold: it allows the common-mode voltage range of VC to vary within a higher range, enabling the compensation capacitor to operate in a strong response region and ensuring loop stability. Additionally, during the soft start phase, limiting VC restricts the magnitude of the inductor current. The PWM comparator compares VCM containing erroneous information and VSUM, resulting in changes in D and IL, thereby causing an offset in VOUT. [Figure 6: see original paper] illustrates the transmission diagram of SET effects on VC within the loop. The waveforms of VC and VCM have slight differences. In the process of signal propagation, the limitation of the loop bandwidth results in a certain mitigation of the transition speed and amplitude of VCM by the voltage conversion circuit. The shaded area A represents the amount of charge absorbed by the load capacitance, which will cause a decrease in the output voltage VOUT:

$$\Delta V_{OUT} = \frac{A}{C_{OUT}}$$

Reducing the shaded area A will help mitigate the effects caused by SET. [Figure 6: see original paper] illustrates the impact of a negative SET pulse; the mechanism of influence from a positive SET pulse is similar, except it will result in an increase in VOUT.

C. The Impact of SET on the Converter' s Output Voltage Under Different Load Conditions

From the previous analysis, it can be concluded that an SET occurring at the output of the EA will change the VCM of the loop, leading to variations in D and IL. The charge loss A at the system output causes VOUT to decrease, while

absorbing excess charge A results in an increase in V_{OUT} . The magnitude of A is actually related to the load current I_{OUT} . [Figure 7: see original paper] shows the waveforms at key nodes in the loop corresponding to negative SET at the EA output for different I_{OUT} values. The simulation conditions are set to $V_{IN} = 3.7V$, $V_{OUT} = 6.7V$, and the particle LET value is set to $100 \text{ MeV} \cdot \text{cm}^2/\text{mg}$.

As I_{OUT} decreases, the impact on V_{OUT} becomes smaller. Although particle incidence may cause a significant jump in V_C , V_{CM} has a lower voltage limit that prevents further reduction of V_{CM} . As I_{OUT} decreases, V_{CM} also decreases, leading to a corresponding reduction in the DC value of I_L . Additionally, the drop in I_L caused by SET will trigger zero-crossing detection, ensuring that the minimum value of I_L is 0. Consequently, the variation in I_L induced by negative SET is confined to a small range of change. Therefore, as I_{OUT} decreases, the value of A becomes smaller, resulting in a reduced impact on V_{OUT} .

In contrast to negative SET, positive SET causes an upward jump in V_{CM} without any upper voltage limitation. Thus, the magnitude of the jump in V_{OUT} due to positive SET is not significantly related to the load. The effects of positive SET on the key nodes of the loop are illustrated in [Figure 8: see original paper]. Under heavy load conditions, the impact of positive SET on the loop is minimized due to the setting of the minimum shutdown time in the system.

III. DC-DC Hardening Design Based on Voltage Clamping Technology

A. Hardening Circuit Design

The SET induced by particle incidence at the output of the EA causes a change in V_C , which, when propagated through the loop, results in an offset in V_{OUT} . To mitigate the impact of SET on the DC-DC converter, this paper proposes a voltage clamping technique-based SET mitigation method. This method involves detecting the occurrence of SET in the EA and clamping V_C to the correct value. [Figure 9: see original paper] illustrates the proposed voltage clamping technique for SET mitigation.

The architecture consists of a sample-and-hold circuit, SET detection circuit, pulse widening circuit, and voltage clamping circuit. The sampling circuit is composed of an operational amplifier OP1 with unity gain negative feedback, a switch S1, and a capacitor C3. The purpose of the sampling circuit is to sample the output voltage V_C of the EA. When the sampling switch S1 is closed, the voltage value V_C is stored on C3. To mitigate the voltage drop caused by charge leakage from C3, every 200 DC-DC clock cycles, CLK1 is set low and S1 is closed once to refresh the value of C3, ensuring that $V_{\text{samp}} = V_C$.

The SET detection circuit is composed of two positive threshold comparators,

Com1 and Com2, and a NAND gate G1. When $V_{\text{samp}} = V_C$, meaning that the voltages at the non-inverting and inverting terminals of both comparators are equal, the presence of positive thresholds in the comparators results in high output levels V_a and V_b from Com1 and Com2, respectively. Consequently, the output V_1 from the NAND gate G1 will be low. When a particle incidence causes V_C to experience a positive SET, the voltage V_C jumps upward, exceeding the positive threshold of Com2, which causes V_b to flip to a low level. Conversely, if a negative SET occurs due to particle incidence causing V_C to jump downward, V_C falls below the positive threshold of Com1, resulting in V_a flipping to a low level. The transition of either V_a or V_b to a low level will produce a high level at V_1 . Thus, the SET detection circuit can convert both positive and negative SET triggered by particle incidence at the EA into a single high-level pulse.

The duration of V_1 being in a high state is the time when V_C exceeds (or falls below) the set threshold. This duration is relatively short. If it is directly used as the control signal for switch S2 in the voltage clamping circuit, it may not allow sufficient time for V_C to fully recover. To address this issue, a pulse widening circuit is proposed here, as shown in [Figure 10: see original paper], which extends the effective level signal of V_1 to obtain V_2 .

The pulse widening circuit consists of an SR latch, inverters G3 and G4, NMOS transistors M2 and M3, capacitor C4, and comparator Com3. V_1 represents the output signal from the SET detection circuit, while V_2 is the output signal from the pulse widening circuit. When V_1 is high, the RS latch is reset, resulting in V_2 being high and V_Q being low. After passing through inverter G3, V_4 becomes high, activating transistor M2 and turning off transistor M3, thus allowing current source I_0 to charge capacitor C4. This continues until the voltage V_5 across the capacitor exceeds V_{REF} , at which point comparator Com3 outputs a low level for V_6 . After passing through inverter G4, the output V_7 becomes high, leading to a high state at the S terminal of the RS latch, setting the latch and causing V_2 to become low while V_Q goes high. Therefore, the duration t_w that V_2 maintains a high state corresponds to the time required for I_0 to charge capacitor C4 until the voltage V_5 reaches V_{REF} . The expression for t_w can be given as:

$$t_w = \frac{V_{REF} \cdot C_4}{I_0}$$

The pulse high-level duration can be controlled by adjusting the charging current I_0 , the capacitance C_4 , and V_{REF} . In summary, the pulse widening circuit expands the narrow pulse signal V_1 output from the SET detection circuit into a wider pulse signal V_2 . The signal V_2 is then inverted by inverter G2 to generate the control signal V_3 for switch S2.

The voltage clamping circuit is composed of OP2, M1, R2, and S2. Due to the negative feedback characteristics of the voltage clamping circuit itself, $V_S = V_{\text{samp}}$, and this circuit structure can provide a large driving current. When a

particle impacts the output of the EA, it causes a jump in VC. Once detected by the detection circuit, V3 transitions from a high level to a low level, which opens S2 and clamps the jumping VC voltage to Vsamp, such that $VC = Vsamp$. This prevents erroneous signals from propagating to subsequent stages, thereby achieving hardening design for the DC-DC converter.

In addition, the proposed hardening circuit in this paper can achieve immunity to SET itself. If a particle incidence causes an erroneous flip in the output of G2, transitioning from a high level to a low level, this would lead to the closure of S2. However, since $VC = Vsamp$, the voltage clamping circuit does not affect VC, and therefore, the hardening circuit does not impact the DC-DC loop in such a scenario.

B. Distinguishing from Load Transients

It is important to note that if the output load of the DC-DC converter experiences significant changes within a short time, known as load transients, it will also cause jumps in VC to adjust D and IL for stabilizing VOUT. If SET cannot be distinguished from load transients, the SET mitigation circuit proposed in this paper may exhibit false triggering, preventing the loop from performing its normal regulation.

If the range of changes in VC can be determined and is significantly smaller than the range of jumps in VC caused by SET, then the two can be distinguished. The range of VC, denoted as VCRange, is actually determined by the maximum inductance current ILMax and the equivalent series resistance $R_i = VCRange/ILMax$. Reducing R_i will increase VCRange; however, a decrease in R_i will affect the sampling accuracy of the inductor current and diminish the effectiveness of the current loop, making it behave more like a voltage mode. Therefore, within the permissible conditions for VCRange, a larger R_i is preferable. Typically, when the load range is relatively small, VCRange can be set to around 1.5V. However, to account for fluctuations in R_i due to different processes, the variation in VC caused by load changes is usually set to be k times VCRange, with k generally taken as 0.5 to 0.7.

In this study, the maximum output current IOU_T of the DC-DC converter is 150mA. The output current drops from 150mA to 10mA within 5 μ s. A simulation of VCRange was conducted, and the results are shown in [Figure 11: see original paper]. During load transients, the maximum variation in VC is 0.7V. By setting different particle LET values, simulations were conducted to analyze negative and positive SET occurring in VC. The results are depicted in [Figure 12: see original paper]. As the particle energy increases, the magnitude of the voltage jump in VC also increases. When $LET = 20 \text{ MeV} \cdot \text{cm}^2/\text{mg}$, both positive and negative SET cause a voltage jump in VC greater than 0.8V. Setting the forward threshold of comparators Com1 and Com2 in [Figure 9: see original paper] to 0.75V, corresponding to a particle LET of $15 \text{ MeV} \cdot \text{cm}^2/\text{mg}$, results in the voltage jump in VOUT as shown in [Figure 13: see original paper]. With the

voltage jump in VOUT being within 2.1mV, setting the comparator threshold to 0.75V allows for the distinction between SETs and load transients.

IV. Experimental Results and Discussion

In this study, based on a commercial 180nm BCD process, the layout design and post-simulation verification of a DC-DC converter utilizing voltage clamping hardening technique were conducted. [Figure 14: see original paper] shows the overall layout of the DC-DC converter with dimensions of $1882\mu\text{m} \times 1375\mu\text{m}$. The area of the hardened circuit is $160\mu\text{m} \times 97\mu\text{m}$.

Under the conditions of $V_{IN} = 3.7\text{V}$, $V_{OUT} = 6.7\text{V}$, and $I_{OUT} = 100\text{mA}$, the mitigation results of SET were verified by setting the particle energy LET to $100 \text{ MeV} \cdot \text{cm}^2/\text{mg}$. The waveforms of the key nodes in the loop are shown in [Figure 15: see original paper]. After hardening the DC-DC converter, neither negative SET nor positive SET affect the output voltage, nor do they alter D or IL. However, it is important to note that this is also related to the timing of particle incidence; if a particle strikes the circuit precisely when VSUM and VCM are in contact, there may still be a slight impact on the loop, affecting only one cycle.

As shown in [Figure 15: see original paper], the hardened circuit can almost completely eliminate the influence of negative SET on VCM. However, positive SET still cause a jump in VCM, with a pulse width of approximately 30 ns, which accounts for 4.5% of the entire clock cycle. This indicates that after hardening, the DC-DC converter has a 95.5% probability of being immune to SET impacts. Even when affected, the impact is minimal.

Under different load conditions, particles were set to strike the DC-DC converter when VSUM equals VCM. The comparison of VOUT before and after hardening is presented, with the mitigation results for negative SET shown in [Figure 16: see original paper]. Before hardening, the impact of negative SET on VOUT was greatest at $I_{OUT} = 150\text{mA}$, with a voltage jump of 15.1mV. After hardening, this value decreased to 486 μV , indicating that negative SET have little effect on the VOUT of the DC-DC converter.

The mitigation results for positive SET are shown in [Figure 17: see original paper]. The impact of positive SET on VOUT does not exhibit a direct correlation. The maximum voltage jump in VOUT was 12.8mV before hardening, which reduced to 1.4mV after hardening.

Comprehensive simulation validation of the SET mitigation effects for the hardened circuit was performed. The particles were set with a LET of $100 \text{ MeV} \cdot \text{cm}^2/\text{mg}$, and the mitigation effects of SET were thoroughly validated through PVT (Process, Voltage, Temperature) simulations. The validation results are shown in [Figure 18: see original paper]. Under different PVT conditions, the hardened circuit demonstrates effective mitigation performance. The maximum voltage jump in VOUT caused by negative SET was 15.4mV before hardening

and reduced to no more than 0.6mV after hardening, achieving a mitigation capability of 96.1% for negative SET. For positive SET, the maximum voltage jump in VOUT was 13.2mV before hardening, which decreased to no more than 1.7mV after hardening, resulting in a mitigation capability of 87.1% for positive SET.

During a load transient where IOUT drops from 150mA to 10mA, a simulation was conducted on the clamping switch control signal V3 as shown in [Figure 19: see original paper]. During a load transient, the voltage jump in VC did not trigger the threshold comparator to flip, and V3 remained at a high level, keeping switch S2 closed. The hardened circuit had no effect on the original circuit, effectively distinguishing between SETs and load transients.

To assess the stability of the loop after hardening, an AC modeling of the loop was performed. The power stage was modeled using an average switching model [30], while the control stage employed the small-signal modeling approach based on peak current mode proposed by Ridley. Based on the AC model, simulations were conducted in SPICE to validate the hardened circuit, as shown in [Figure 20: see original paper]. After hardening, the phase margin of the loop is minimized at 10mA, reaching 65°, which meets the stability requirements. The crossover frequency of the loop is above 70kHz in all cases.

A comparison of the parameters and hardening results from this study with references [23–26] is presented in .

V. Conclusion

In this DC-DC converter study, the impact of SET in the sensitive component—the PWM controller’s EA—was investigated. The analysis and simulation verification of SET propagation within the loop were carried out, leading to an understanding of the relationship between SET and load size on VOUT. To address the effects of SET, a radiation-hardened circuit based on voltage clamping technology was proposed for the EA. By setting appropriate thresholds, the differentiation between SETs and load transients was achieved. Additionally, pulse-width modulation techniques were employed to expedite the recovery of the sensitive node voltage, effectively maintaining the stability of the DC-DC converter’s VOUT. This research not only provides a foundation for future studies on SET in DC-DC converters but also offers a hardened circuit approach to mitigate their effects.

References

- [1] S. Peracchi, B. James, F. Pagani et al., Radiation shielding evaluation of spacecraft walls against heavy ions using micro-dosimetry. *IEEE Trans. Nucl. Sci.* 68, 897–905(2021). DOI: 10.1109/TNS.2020.3032946
- [2] J. Liu, Q. Wang, Y. Zhang et al., Modeling operation amplifier based

on VHDL-AMS for TID effect. Nucl. Sci. Tech. 27, 1-9(2016). DOI: 10.1007/s41365-016-0042-5

[3] H. Fan, L. Feng, Y. Cen et al. Fast-transient radiation-hardened low-dropout voltage regulator for space applications. IEEE Trans. Nucl. Sci. 68, 1094-1102(2021). DOI: 10.1109/TNS.2021.3070697

[4] S. Farajdadian, A. Hajizadeh, M. Soltani, Recent developments of multiport DC-DC converter topologies, control strategies, and applications: A comparative review and analysis. Energy Rep. 11, 1019-1052(2024). DOI: 10.1016/j.egy.2023.12.054

[5] Z. Li, L. Berti, M. Soltani, Characterization of the total charge and time duration for single-event transient voltage pulses in a 65-nm CMOS technology. IEEE Trans. Nucl. Sci. 69, 1593-1601(2022). DOI: 10.1109/TNS.2022.3141070

[6] Y. Yin, H. ma, Q. Zhang et al., Total ionizing dose and single event effect response of 22 nm ultra-thin body and buried oxide fully depleted silicon-on-insulator technology. Microelectron. Reliab. 152, 115296(2024). DOI: 10.1016/j.microrel.2023.115296

[7] O. Y. Muhikanci, K. Ozanoglu, E. Afacan et al., Radiation-aware fully-automated analog circuit design via simulation environment. Integrat. 81-89(2023). DOI: 10.1016/j.vlsi.2023.01.009

[8] M. Malik, N. R. Prakash, A. Kumar, Comparative analysis of radiation tolerant analog circuit layout in 180 nm CMOS technology for space application. Microelectron. J. 131, 105665(2023). DOI: 10.1016/j.mejo.2022.105665

[9] F. J. Franco, C. Palomar, J. G. Izquierdo, et al., An analog cell to detect single event transients in voltage references. Nucl. Instrum. Methods Phys. Res., Sect. A 770, 135-140(2015). DOI: 10.1016/j.nima.2014.10.006

[10] R. Chen, W. Chen, X. Guo et al., Improved on-chip self-triggered single-event transient measurement circuit design and applications. Microelectron. Reliab. 71, 99-105(2017). DOI: 10.1016/j.microrel.2017.03.004

[11] K. A. Karthigeyan, S. Radha, Single event transient hardened delay cell for a differential ring VCO. Microelectron. Reliab. 111, 113721(2020). DOI: 10.1016/j.microrel.2020.113721

[12] R. Xu, C. K. Hsu, S. Kalani et al., Single-event upset responses of metal-oxide-metal capacitors and diodes used in bulk 65-nm CMOS analog circuits. IEEE Trans. Nucl. Sci. 67, 698-707(2020). DOI: 10.1109/TNS.2020.2974229

[13] J. Gao, Y. Ding, K. Nie et al., A BICS-based strategy for mitigating the effects of single event transients on SAR converter. Microelectron. Reliab. 93, 45-56(2019). DOI: 10.1016/j.microrel.2018.12.013

[14] Y. Ren, L. Fan, L. Chen et al., Single-event effects analysis of a pulse width modulator IC in a DC-DC converter. J. Electron. Test. 28, 877-883(2012). DOI: 10.1007/s10836-012-5338-8

- [15] P. Li et al., The investigation on single-event transients from DC-DC power converters for space application, *Prognost. Syst. Health Management Conf.* 1-4(2017). DOI: 10.1109/PHM.2017.8079224
- [16] J. Gao, C. Li, B. Li et al. Single-event induced failure mode of PWM in DC-DC converter. *Microelectron. Reliab.* 114, 113820(2020). DOI: 10.1016/j.microrel.2020.113820
- [17] J. Xin, X. Zhu, Y. Ma, et al., Study of single event latch-up hardness for CMOS devices with a resistor in front of DC-DC converter. *Electron.* 12, 550(2023). DOI: 10.3390/electronics12030550
- [18] S. Ghosh, K. Bhukta, P Mandal et al., Radiation Hardening of Switched-Capacitor Based DC-DC Converter. *IEEE Space, Aerospace Defence Conf.* 88-92(2024). DOI: 10.1109/SPACE63117.2024.10668059
- [19] J. Wang, P. Li, X. Wei et al., A single event transient immune oscillator for DC-DC converter controllers. *IEEE Int. Conf. Signal Process.* 1-5(2017). DOI: 10.1109/ICSPCC.2017.8242563
- [20] V. Ferlet-Cavrois, L. W. Massengill, P. Gouker, Single Event Transients in Digital CMOS—A Review. *IEEE Trans. Nucl. Sci.* 60, 1767–1790(2013). DOI: 10.1109/TNS.2013.2255624
- [21] A. H. Suresh, C. Carta, G. Fischer, Design of radiation-tolerant digital-to-analog converter and investigation on analog single event transient effects. *AEU Int. J. Electron. Commun.* 187, 155503(2024). DOI: 10.1016/j.aeue.2024.155503
- [22] Z. Guo, N. Liu, H. Lu et al., Method of Single Event Effects Radiation Hardened Design for DC-DC Converter Based Load Transient Detection. *Chin. J. Electron.* 33, 1154-1164(2024). DOI: 10.23919/cje.2022.00.442
- [23] J. Chen et al. ASET and TID characterization of a radiation hardened bandgap voltage reference in a 28-nm bulk CMOS technology. *IEEE Trans. Nucl. Sci.* 69, 1141-1147(2022). DOI: 10.1109/TNS.2022.3152496
- [24] Q. Xiang, H. Liu Y. Zhou, A single-event-hardened scheme of phase-locked loop microsystems for aerospace applications. *Micromachines* 13, 2102(2022). DOI: 10.3390/mi13122102
- [25] X. Chen, Q. Guo, H. Yuan et al., A single-event transient radiation hardened low-dropout regulator for LC voltage-controlled oscillator. *Symmetry* 14, 788(2022). DOI: 10.3390/sym14040788
- [26] Q. Xiang, H. Liu Y. Zhou, A single-event-hardened scheme for ring oscillator applied to radiation-resistant PLL microsystems. *Micromachines* 14, 882(2023). DOI: 10.3390/mi14040882
- [27] F. Wrobel, L. Dilillo, A. D. Touboul et al., Determining realistic parameters for the double exponential law that models transient current pulses. *IEEE Trans. Nucl. Sci.* 61, 1813-1818(2014). DOI: 10.1109/TNS.2014.2299762

[28] G. C. Messenger, Collection of charge on junction nodes from ion tracks. IEEE Trans. Nucl. Sci. 29, 2024-2031(1982). DOI: 10.1109/TNS.1982.4336490

[29] E. V. Dijk, J.N. Spruijt, D.M. O' Sullivann et al., PWM-switch modeling of DC-DC converters. IEEE Trans. Power Electron. 10, 659-665(1995). DOI: 10.1109/63.471285

[30] D. G. Ramirez, S. L. Khemchandani, J. del Pino et al., Single event transients mitigation techniques for CMOS integrated VCOs. Microelectron. J. 73, 37-42(2018). DOI: 10.1016/j.mejo.2018.01.005

Note: Figure translations are in progress. See original paper for figures.

Source: ChinaXiv –Machine translation. Verify with original.