

Dependence of Single-Event Upset Susceptibility on Back-Gate Bias and Supply Voltage in 6T CSOI SRAM

Authors: Li-Wen Yao, Jin-Hu Yang, Jie Liu, Pei-Xiong Zhao, Jie Liu, Pei-Xiong Zhao

Date: 2025-03-11T00:00:00+00:00

Abstract

This paper explores the impact of back-gate bias (V_{soi}) and supply voltage (V_{DD}) on the single-event upset (SEU) cross section of 0.18 μm configurable silicon-on-insulator (CSOI) static random-access memory (SRAM) under high linear energy transfer (LET) heavy-ion experimentation. The experimental findings demonstrate that applying a negative back-gate bias to NMOS and a positive back-gate bias to PMOS enhances the SEU resistance of SRAM. Specifically, as the back-gate bias for N-type transistors (V_{nsoi}) decreases from 0 to -10 V, the SEU cross section decreases by 93.23%, whereas an increase in the back-gate bias for P-type transistors (V_{psoi}) from 0 V to 10 V correlates with an 83.7% reduction in SEU cross section. Furthermore, a significant increase in the SEU cross section was observed with increasing supply voltage, as evidenced by a 159% surge at $V_{DD} = 1.98$ V compared with the nominal voltage of 1.8 V. To explore the physical mechanisms underlying these experimental data, we analyzed the dependence of the critical charge of the circuit and the collected charge on the bias voltage by simulating SEUs using technology computer-aided design (TCAD).

Full Text

Preamble

Back-Gate Bias and Supply Voltage Dependency on the Single-Event Upset Susceptibility of 6T CSOI SRAM

Li-Wen Yao^{1,2}, Jin-Hu Yang³, Yu-Zhu Liu^{1,2}, Bo Li^{4,5}, Yang Jiao^{1,2}, Shi-Wei Zhao^{1,2}, Qi-Yu Chen^{1,2}, Xin-Yu Li^{1,2}, Tian-qi Wang⁶, Fan-yu Liu^{4,5}, Jian-tou Gao^{4,5}, Jian-li Liu⁶, Xing-ji Li⁷, Jie Liu^{1,†}, and Pei-Xiong Zhao^{1,‡}

¹Institute of Modern Physics, Chinese Academy of Sciences, Lanzhou 730000, China

²University of Chinese Academy of Sciences, Beijing 100049, China

³School of Astronautics, Harbin Institute of Technology, Harbin 150001, China

⁴Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China

⁵Key Laboratory of Science and Technology on Silicon Devices, Chinese Academy of Sciences, Beijing 100029, China

⁶Space Environment Simulation Research Infrastructure (SESRI), Harbin Institute of Technology, Harbin 150001, China

⁷National Key Laboratory of Materials Behavior and Evaluation Technology in Space Environment, Harbin Institute of Technology, Harbin 150001, China

This paper investigates the impact of back-gate bias (V_{soi}) and supply voltage (V_{DD}) on the single-event upset (SEU) cross-section of 0.18 μm configurable silicon-on-insulator (CSOI) static random-access memory (SRAM) under high linear energy transfer (LET) heavy-ion irradiation. Experimental results demonstrate that applying a negative back-gate bias to NMOS transistors and a positive back-gate bias to PMOS transistors significantly enhances SEU resistance. Specifically, as the back-gate bias for N-type transistors (V_{nsoi}) decreases from 0 to -10 V, the SEU cross-section decreases by 93.23%, while increasing the back-gate bias for P-type transistors (V_{psoi}) from 0 V to 10 V yields an 83.7% reduction in SEU cross-section. Furthermore, the SEU cross-section increases substantially with rising supply voltage, showing a 159% surge at $V_{DD} = 1.98$ V compared to the nominal voltage of 1.8 V. To elucidate the physical mechanisms underlying these experimental observations, we analyzed the dependence of critical charge and collected charge on bias voltage through technology computer-aided design (TCAD) simulations of SEUs.

Keywords: Single-event upset (SEU); Static random-access memory (SRAM); Back-gate voltage; Supply voltage

Introduction

With advancements in space science and technology, numerous spacecraft have been deployed to perform various functions in space. However, integrated circuits in these spacecraft are vulnerable to cosmic rays, which cause single-event effects (SEEs) and total ionizing dose (TID) effects [1]. Previous studies have shown that the SEU cross-section of static random-access memory (SRAM) cells increases as process nodes shrink [2, 3].

To mitigate the growing severity of SEEs, researchers have proposed radiation-hardened designs such as the dual interlocked storage cell (DICE), which significantly reduces device SEU cross-section [4-7]. Nevertheless, circuit-level hardening typically introduces adverse consequences, including increased power consumption, performance degradation, and larger footprint [8, 9]. Silicon-on-insulator (SOI) technology has been introduced to reduce circuit area and power

consumption while simultaneously decreasing integrated circuit sensitivity to SEEs. This technology incorporates a buried oxide (BOX) layer between the silicon film and substrate, which mitigates parasitic capacitance and short-channel effects while achieving complete dielectric isolation of electronic components [10–13].

Although SOI technology can substantially reduce the cross-section of transient radiation effects such as single-event transients (SETs), single-event latch-ups (SELs), and SEUs [14, 15], SOI devices exhibit reduced TID resistance due to the introduction of the BOX layer [16–19]. Cosmic rays can introduce trapped charges in the gate oxide, isolation oxide, and BOX layers, causing device parameter drift and degradation of electrical performance [20]. As technology nodes scale down, the fully depleted silicon-on-insulator (FDSOI) process enhances SEE susceptibility and gate-control capability by thinning the gate oxide and BOX layers [21]. However, the presence of a dopant trap region beneath the BOX layer constrains FDSOI back-gate bias range and reduces circuit design flexibility. Furthermore, the shallow trench isolation and BOX layer of FDSOI are highly susceptible to TID effects, leading to the formation of source-drain parasitic paths and reduction in effective channel width [22, 23].

Previous studies have demonstrated that a novel configurable silicon-on-insulator (CSOI) structure can effectively mitigate TID-induced damage and extend the back-gate bias range of devices [24, 25]. The CSOI process introduces two silicon layers: the top silicon film (SOI1) and an underlying SOI2 layer positioned beneath the conventional BOX layer. In CSOI devices, back-gate biasing is achieved using independent electrodes. This approach not only prevents back-channel formation during irradiation, reduces threshold voltage drift, and minimizes leakage current [26, 27] but also efficiently regulates the electric field within the BOX layer. By reducing threshold voltage drift and leakage current while effectively controlling the internal electric field of the BOX layer, independent dynamic compensation of TID effects is achieved [28]. CSOI implementation can regulate the drain region potential, thereby suppressing SEEs.

While experimental validation and simulation analysis of TID mitigation through CSOI back-gate bias have been comprehensive, studies examining the dependence of CSOI-SRAM SEUs on bias voltage under high-LET heavy-ion irradiation are lacking. This work investigates the influence of back-gate bias and supply voltage on SEU in CSOI SRAM through a combination of experiments and technology computer-aided design (TCAD) simulations. Additionally, we propose a physical mechanism wherein the trend of SEU cross-section variation with supply voltage exhibits opposite behavior at high and low LET values. This exploration has significant implications for understanding and hardening CSOI SRAM against SEUs.

Sections II and III describe the experimental setup and discuss the experimental results, respectively. Section IV presents the selection of physical models for TCAD simulation and configuration of simulation variables. We conducted

qualitative analysis to identify the sensitive state and sensitive region of the CSOI transistor, followed by simulations to explore the effects of back-gate bias and supply voltage on SEU sensitivity of the CSOI SRAM. Through simulations capturing variations in physical quantities such as transient pulse, potential, and collected charge of the SRAM off-state transistor under experimental parameters, we scrutinize and derive the physical mechanism underlying the influence of back-gate bias and supply voltage on SEU cross-section. This analysis explains and validates the experimental findings. Finally, Section V presents concluding remarks.

II. Experimental Setup

A. Experimental Device Description

The CSOI devices used in the experiments were fabricated using a 0.18 μm FDSOI process, with primary parameters and transistor sizes listed in Table 1. The overall structure comprised two silicon layers (SOI1 and SOI2) and two buried oxide layers (BOX1 and BOX2). Electronic components were fabricated on the top silicon film, while the intermediate silicon layer (SOI2) was positioned between the two buried oxide layers to serve as a back-gate electrode. This electrode enabled adjustment of electrical performance and SEU resistance by modifying the voltage applied to SOI2. Consequently, both device electrical characteristics and SEU resistance could be tailored by varying the SOI2 voltage. The presence of the BOX layer mitigated the parasitic bipolar amplification effect and reduced leakage currents.

A 4k-bit 6T-SRAM provided by the Institute of Microelectronics of the Chinese Academy of Sciences (IMCAS) was employed to investigate the SEU resistance of SRAM fabricated using the CSOI process under varying back-gate biases. The chip package housed a 64×64 -bit memory array with dimensions of approximately $1.45 \text{ mm} \times 1.45 \text{ mm}$, featuring a bit cell footprint of $10 \mu\text{m} \times 8 \mu\text{m}$. Within each memory cell, N-type transistors share an NSOI electrode (denoted V_{nsOI}), while P-type transistors share a PSOI electrode (denoted V_{psOI}). The back-gate bias range of the SRAM extends from -10 to 10 V . The circuits were encapsulated in DIP-28 packages. Given the use of high-LET heavy ions in the experiment, the devices were decapped to ensure adequate penetration of the heavy ions.

B. Experimental Setup for Heavy-Ion Irradiation

For the experiments, Ta ions were selected from the TR5 terminal at the Heavy Ion Research Facility in Lanzhou (HIRFL) and the High Energy Heavy Ion Radiation Terminal (HERT) at the Space Environment Simulation and Research Infrastructure (SESRI) at Harbin Institute of Technology. The ion parameters are listed in Table 2, with the fluence set to $5 \times 10^6 \text{ ions/cm}^2$ for each experimental group. To achieve uniform heavy-ion beam distribution within the irradiated area, we adjusted the scanning current and frequency while precisely

controlling the irradiated area by manipulating the slit size.

Ta-ion irradiation was conducted in air, facilitated by the ability of the heavy-ion beam to reach the device's sensitive region even after passing through a Ti window and traveling several microns in the atmosphere. The heavy ions traversed a vacuum/air transition foil before impinging on the device. To detect beam injection, we positioned an injection detector along the beam trajectory before the device under test. The LET of the ions from the device surface to the detector was adjusted by either inserting an energy attenuator (aluminum foil) into the heavy-ion incidence trajectory or employing angled ion impingement.

Experiments were conducted to investigate the impact of NSOI and PSOI electrodes, as well as power supply voltage, on SRAM SEUs. Before irradiation, 55+AA-type data were pre-written into the SRAM memory cells, with dynamic reading of the SRAM memory content performed during irradiation. Any discrepancies between read and write results were recorded by the test system as either 0→1 or 1→0 upsets, depending on the upset type observed. These experiments were performed at room temperature to negate flux effects. A nominal supply voltage of 1.8 V was applied to the test system to simulate normal device operating conditions. Back-gate biases were uniformly set to zero to assess the effect of supply voltage on SRAM SEU. Six supply voltage biases were selected: pull-down 20% (1.44 V), pull-down 10% (1.62 V), pull-down 5% (1.71 V), nominal voltage (1.80 V), pull-up 10% (1.98 V), and pull-up 20% (2.16 V).

The SEU cross-section is calculated as:

$$\sigma_{seu} = \frac{N_{event}}{fluence \times N_{bit}}$$

where N_{event} is the total number of SEUs, and N_{bit} and fluence represent the SRAM memory cell capacity and experimental ion injection, respectively [29].

III. Discussion of Experimental Results

Analysis revealed that the total number of SEEs observed in this experiment consisted solely of single-bit upsets, with no occurrences of multiple-bit upsets or single-event functional interrupts. Figure 1 Figure 1: see original paper depicts the dependence of SEU cross-section on V_{nsoi} at $LET = 86.1 \text{ MeV} \cdot \text{cm}^2/\text{mg}$, with V_{psoi} set to zero for all experiments. Notably, the SEU cross-section decreased by 47.31%, 87.82%, and 93.23% at $V_{nsoi} = -2, -6$, and -10 V , respectively, compared to the zero back-gate bias scenario. Conversely, Figure 1(b) shows the dependency of SEU cross-section on V_{psoi} under the same LET conditions, with V_{nsoi} set to zero across all experiments. Here, the SEU cross-section decreased by 40.50%, 78.79%, and 83.77% at $V_{psoi} = 2, 6$, and 10 V , respectively, compared to the zero back-gate bias case.

Table 3 presents the impact of various back-gate bias combinations on the SEU cross-section for $LET = 87.3 \text{ MeV} \cdot \text{cm}^2/\text{mg}$. The results demonstrate that apply-

ing negative V_{nsoi} and positive V_{psoi} effectively mitigates the SEU cross-section. Notably, when the sum of absolute values of back-gate bias applied to N-type and P-type transistors was equal, a larger ratio of $|V_{nsoi}|/|V_{psoi}|$ resulted in lower SRAM sensitivity to SEU. Moreover, under identical magnitudes of back-gate bias, the negative bias applied to the NSOI electrode of N-type transistors exhibited superior effectiveness against SEU compared to the positive bias applied to the PSOI electrode of P-type transistors.

Figure 2 Figure 2: see original paper shows the relationship between SEU cross-section and supply voltage at $LET = 86.1 \text{ MeV} \cdot \text{cm}^2/\text{mg}$. At the nominal circuit voltage of 1.8 V, 61 single-bit upsets were recorded, whereas only one single-bit upset occurred at $V_{DD} = 1.62 \text{ V}$, and 158 single-bit upsets were observed at $V_{DD} = 1.98 \text{ V}$. A 10% increase in supply voltage resulted in a significant 161.67% increase in SEU cross-section. This observation suggests that variation in drain depletion region thickness with changing V_{DD} contributed to the escalation of SEU cross-section. Further detailed analysis of this mechanism is provided in Section IV.

Figure 2(b) depicts the relationship between SEU cross-section and supply voltage at $LET = 87.3 \text{ MeV} \cdot \text{cm}^2/\text{mg}$. Compared to the SEU cross-section of $3.3 \times 10^{-10} \text{ cm}^2/\text{bit}$ at nominal voltage, the SEU cross-section decreased by 95.40% and 96.30% for pull-down V_{DD} of 10% and 20%, respectively, and increased by 125.93% and 165.74% for pull-up V_{DD} of 10% and 20%, respectively.

When V_{DD} was below 1.62 V, the resulting drain voltage did not enable the CSOI to establish an effective drain depletion region capable of efficiently collecting charge excited by heavy ions. Consequently, the SEU cross-section exhibited minimal variation with supply voltage and remained significantly lower than that observed at nominal voltage. For V_{DD} exceeding 1.71 V, the SEU cross-section experienced rapid escalation with increasing supply voltage, reaching a plateau after a 10% pull-up. We posit that the supply voltage range from 5% pull-down to 10% pull-up constitutes the interval in which space-charge region width undergoes significant variation in response to voltage changes. Within this range, any alteration in supply voltage substantially affects the device's capability to collect unbalanced carriers. However, when V_{DD} surpassed 1.98 V, the width of the space-charge region ceased to vary significantly, attributed to the power-function relationship governing space-charge region width with reverse bias voltage.

IV. SEU Simulation and Discussion

A. TCAD Physical Model Setting

To achieve comprehensive understanding of the mechanisms driving the observed experimental phenomena, we employed TCAD semiconductor device simulation software to develop a CSOI model. After parameter calibration, we utilized SDE-VICE to construct a 6T-SRAM for the CSOI process. This section investigates the relationship between SEEs and parameters such as heavy-ion incidence posi-

tion, back-gate voltage, and supply voltage to elucidate the phenomena detailed in Section III.

Figure 3 [Figure 3: see original paper] depicts the CSOI device model developed for this simulation. The SRAM core memory cell comprised two pairs of input and output cross-coupled inverters (N1, P1; N2, P2). In the stable storage state, the word line was maintained at a low level, causing transmission transistors N3 and N4 to be in the off state. Consequently, the n0 node stored data “1,” while the n1 node stored data “0.” Heavy-ion incidence was modeled by incorporating lateral diffusion via a Gaussian distribution with a trajectory radius of 0.015 μm . Given the significant carrier generation due to SEEs, mechanisms including Fermi-Dirac statistics [30] as well as Shockley-Read-Hall (SRH) and Auger recombinations [31] (indirect and Russo-Cherese composites) were incorporated into the simulation.

Carrier transport was resolved through application of a hydrodynamic model, which entails concurrent coupling of electron and hole temperature equations. The Philips unified model (PhuMob) was employed to consider the collective influence of phonon scattering, inter-carrier scattering, and ionizing impurity scattering on mobility [32]. The Enormal model incorporates the impact of electric field perpendicular to the interface on mobility. The high-field velocity saturation mobility model (HighFieldSaturation model) integrates the correlation between mobility and electric field force along with saturation velocity [33]. Moreover, a resistive contact model was implemented at source and drain terminals. By introducing a distributed resistor (DistResist) between the contact and silicon surface of the device body, external voltage induced a voltage drop across the resistive contact, thereby enhancing device model realism.

B. Susceptibility of SEUs to Heavy-Ion Incidence Position

Simulation results indicated that the off-state transistor exhibited the highest sensitivity to SEUs, as shown in Fig. 4 [Figure 4: see original paper]. In this state, electrons generated by heavy ions within the off-state NMOS channel swiftly migrated toward the drain due to the carrier-collecting effect and bipolar amplification facilitated by drain PN junctions, resulting in maximum peak SET current magnitude. Conversely, in the transmission state, source and drain terminals were biased, preventing establishment of a potential difference for carrier drift. Consequently, only minimal carriers migrated to source and drain terminals concurrently through diffusion motion, yielding significantly reduced SET current compared to the off state. In the open state, the electric potential difference between source and drain was zero, impeding efficient collection of electron-hole pairs generated in the channel. Hence, the on-state NMOS transistor exhibited the lowest SEU sensitivity.

Figure 5 Figure 5: see original paper depicts charge collected at the drain when heavy ions impinged vertically on off-state NMOS and PMOS transistors of the SRAM at various positions. The findings indicated that the SRAM sensitive re-

gion was located at the drain-gate PN (D-G) junction of the off-state transistor. Given the similarity in physical mechanisms triggering SEEs for both off-state transistor types, this study exclusively analyzed the NMOS transistor.

As depicted in Fig. 5(b), compared to other regions within the body area, the depletion region of the D-G junction in the off-state MOS exhibited the highest electric field strength. Consequently, the device achieved maximum efficiency in collecting carriers generated by heavy ions incident on the D-G junction, resulting in current pulses with the shortest peaking time and maximum charge accumulation. Conversely, when the incident position lay within the source region, carrier drift motion was required to overcome potential barriers of both source-gate (S-G) and D-G junctions for collection by the drain electrode. Consequently, the source electrode exhibited the lowest SEE sensitivity, with only a fraction of carriers generated by heavy-ion ionization undergoing drift motion while the majority contributed to a diffusion current driven by concentration gradients, characterized by SET pulse current featuring a small peak but significant tail current.

Owing to higher electron mobility compared to holes, electrons are more readily collected by the drain, resulting in pulse current generation. Consequently, the SEE sensitivity of NMOS, in which electrons constitute majority carriers in the source-drain, surpasses that of PMOS. This discrepancy is evident in Fig. 5(a), where the peak charge collected by NMOS exceeded that collected by PMOS.

Furthermore, as depicted in Fig. 6 Figure 6: see original paper, to elucidate the mechanism of heavy-ion impact at the transistor level and subsequently analyze the effect of back-gate voltage on SEU cross-section, we simulated the electrostatic potential of devices at three distinct moments: before (T1), during (T2), and after (T3) heavy-ion incidence. Figure 6(b) shows that heavy ions with sufficient LET striking the sensitive region of an NMOS transistor generated significant carriers within the device. Electrons were predominantly collected by the drain, reducing drain potential, while hole accumulation after electron excitation increased body potential. This reduction in potential barrier between body and source-drain induced zero or even positive bias in the base-emitter junction of the parasitic bipolar transistor, thereby instigating bipolar amplification that augmented pulse current.

C. Relationship between SEU Occurrence and Back-Gate Bias

Figure 7 Figure 7: see original paper and (b) illustrate variations in cross-sectional potential distributions with back-gate bias for NMOS and PMOS transistors after heavy-ion incidence, respectively. As $|V_{nsoi}|$ and $|V_{psoi}|$ increased, drain barrier height increased, making it more challenging for electrons to traverse the D-G barrier and reach the drain. Consequently, fewer carriers were collected at the drain of the off-state MOS, attenuating the parasitic bipolar amplification effect and decreasing SEE sensitivity. This augmented the SRAM self-recovery capability and elevated the LET threshold.

Figure 8 shows the relationship between collected charge and back-gate bias. As $|V_{soi}|$ increased from 0 to 10 V, NMOS collected charge decreased by 2.22% while experimental SEU count decreased by 94.24%. PMOS collected charge decreased by 0.43% while experimental SEU count decreased by 83.78%. This observation supports the experimental finding that SEU inhibition was more pronounced with V_{nsoi} than with V_{psoi} .

Additionally, when analyzing experimental data, we observed that the device exhibited the most significant charge reduction when the absolute value of $|V_{soi}|$ increased from 0 to 2 V. The slopes of the curves in Fig. 8(a) and (b) are $5.24 \times 10^{-11} \text{ cm}^2/\text{bit} \cdot \text{V}$ and $4.48 \times 10^{-11} \text{ cm}^2/\text{bit} \cdot \text{V}$, respectively—the highest among all ranges. This suggests that this voltage level offered the highest rejection efficiency for SEU occurrences. Considering both circuit power and SEU cross-section, the back-gate bias combination of $V_{nsoi} = -2 \text{ V}$ and $V_{psoi} = 2 \text{ V}$ was deemed most suitable.

D. Impact of Supply Voltage on SEUs

Since semiconductor power consumption is directly proportional to the square of supply voltage, a viable strategy for minimizing power involves lowering VDD. However, SRAM susceptibility to SEUs is influenced by supply voltage. Consequently, comprehensive examination of SEU sensitivity across various supply voltage levels is essential. The SRAM soft error rate is described by the following model [34]:

$$SER \propto F \times A \times \exp\left(-\frac{Q_{crit}}{Q_{Coll}}\right)$$

where F is particle fluence in particles/($\text{cm}^2 \cdot \text{s}$), A is the area of the sensitive region in cm^2 , and Q_{crit} and Q_{Coll} are the critical and collected charges in fC, respectively [35–37].

According to the formula $Q_{crit} \approx C_n V_{DD}$ referenced in [38], critical charge depends on specific circuit and device attributes, primarily influenced by node capacitance and supply voltage. The minimum charge necessary for SEUs increases with higher supply voltages, reducing transistor-sensitive volume due to augmented critical charge. This phenomenon, where increased supply voltage decreases SEU cross-section by elevating critical charge, is denoted as Mechanism I in this paper.

In contrast, collected charge (Q_{Coll}) is a strong function of particle LET value and supply voltage, characterizing the number of carriers collected at the drain during heavy-ion incidence [39]. For MOSFET devices, depletion-region thickness can be calculated using:

$$W = \sqrt{\frac{2K_s \varepsilon_0}{q} \left(\frac{N_A + N_D}{N_A N_D} \right) (V_{bi} + V_A)}$$

where K_s denotes semiconductor dielectric constant, ε_0 denotes vacuum dielectric constant, q denotes electronic charge, N_A and N_D denote acceptor and donor doping concentrations, respectively, and V_{bi} and V_A denote semiconductor built-in and applied voltages at the drain junction, respectively. V_{bi} is calculated as:

$$V_{bi} = \frac{kT}{q} \ln \left(\frac{N_A N_D}{n_i^2} \right)$$

Depletion region thickness is directly proportional to supply voltage, implying that as VDD increases, both electric field density within the transistor and depletion volume increase. Consequently, charge collected by nodes increases. Figure 9 [Figure 9: see original paper] presents current density in the NMOS drain region at various bias voltages. Supply voltage plays a significant role in shaping PN junction depletion layer characteristics. Specifically, higher voltage bias in the off-state NMOS drain produces a more pronounced electric field within the depletion region, enhancing the drain's ability to collect drifting carriers. Peak node pulse current is primarily determined by carrier drift; therefore, increased supply voltage intensifies drift motion, resulting in higher peak pulse current.

In the low core voltage state, the limited number of holes generated in the body region by low-LET heavy ions fails to effectively diminish the source-body potential barrier. Consequently, these holes cannot traverse the depletion region between source and body and are released through ground. Hole accumulation in the body region elevates electric potential, prompting significant electron flow to be collected by the drain through the depletion region between drain and body. Conversely, high-LET heavy ions generate substantial carriers that significantly reduce potential barriers between source and body. Thus, most holes generated in the body region by these heavy ions cross the depletion region between source and body and release to ground, lowering body region electric potential, suppressing bipolar amplification, and resulting in partial electron collection by the drain. Therefore, in the low-voltage state, current density produced by high-LET heavy ions is lower than that produced by low-LET heavy ions.

In the high core voltage state, the drain depletion region extends sufficiently to collect almost all electrons generated by low-LET heavy ions, causing current density from these ions to saturate after core voltage increases to 1.0 V. As core voltage increases further, drain-body depletion region width expands, enhancing drain electron collection efficiency. Simultaneously, elevated drain voltage increased body region electric potential, thereby strengthening the bipolar amplification effect. Consequently, current density from high-LET heavy ions increases rapidly with core voltage. In the high-voltage state, current density from high-LET heavy ions surpasses that from low-LET heavy ions.

The physical process of drain-junction depletion region widening due to increased supply voltage, as discussed in [40], results in SEU cross-section enlargement. This phenomenon is referred to as Mechanism II in this paper.

Figure 10 [Figure 10: see original paper] shows that for low-LET heavy-ion incidence, both Q_{crit} and Q_{Coll} increased with supply voltage. However, the number of carriers generated by heavy ions of a specific LET value remained constant and unaffected by VDD variations. The depletion region expanded sufficiently to capture excited carriers when supply voltage exceeded 1 V. Therefore, when VDD increase allowed the drain-depletion region to gather the majority of carriers, the magnitude of change in Q_{crit} and Q_{Coll} with respect to VDD resulted in notable disparity, evidenced by the increase in Q_{crit} surpassing that in Q_{Coll} . During this phase, Mechanism I prevailed, resulting in decreased SEU cross-section with increasing supply voltage.

However, for high-LET heavy-ion incidence, as shown in Fig. 10, the capacity to deposit greater energy in the device sensitive region meant that excited carriers were not entirely collected by the depletion layer even at VDD = 1.98 V. Collected charge increased rapidly with VDD. At this juncture, Mechanism II dominated.

During competition between these two mechanisms, the notable increase in CSOI SRAM SEU cross-section under Ta-ion irradiation with increasing supply voltage can be attributed to increased depletion layer thickness and parasitic bipolar current induced by rising VDD. Although Mechanism II prevailed in this 0.18 μm node test and simulation, the conflicting influences of Mechanisms I and II in small-node technology and low-core voltage scenarios merit further comprehensive investigation.

V. Conclusion

Experimental results demonstrated that both negative N-type and positive P-type transistor back-gate biases can effectively enhance SRAM memory cell SEU resistance. Moreover, we observed that the impact of V_{nsoi} is superior to that of V_{psoi} when subjected to the same bias voltage magnitude. Maintaining the absolute value of |V_{soi}| between 2 V and 6 V not only ensures low circuit power consumption but also aids in suppressing SEU occurrences.

Through TCAD simulations, this study investigated the sensitive location of CSOI SRAM and explored the influence of back-gate bias and supply voltage on SRAM SEE sensitivity. For a specific range and LET value of heavy-ion incidence, we observed that the drain-body potential difference of the NMOS device increased with back-gate bias. This increase raises the barrier height between body and source-drain, consequently suppressing parasitic bipolar amplification and reducing CSOI SRAM SEU cross-section.

In the context of SRAM, we observed that two competing mechanisms exist for SEU occurrence. First, increased supply voltage escalates critical charge and reduces circuit-sensitive volume. Second, increased supply voltage widens the depletion region, augmenting device collected charge and sensitive volume. In most cases, these mechanisms coexist and compete, potentially yielding varying competitive outcomes. Specific process nodes and LET values play crucial roles

in determining the nature of this competition. Thoroughly evaluating SEU cross-section at various LET values and core voltages and conducting bias experiments to determine worst-case scenarios for SRAM performance during ground testing are essential. Neglecting these factors may result in underestimation of circuit SEU cross-section.

Acknowledgment

This research was conducted at the Heavy-Ion Research Facility in Lanzhou (HIRFL) at the Institute of Modern Physics, Chinese Academy of Sciences, and the Space Environment and Spacecraft Reliability Institute (SESRI) at Harbin Institute of Technology. The authors express gratitude to HIRFL and SESRI members for invaluable support during the testing phase.

References

- [1] X. Sun, O.I. Saadat, J. Chen et al., Total-ionizing-dose radiation effects in AlGa_N/Ga_N HEMTs and MOS-HEMTs. *IEEE Trans. Nucl. Sci.* 60, 4074–4079 (2013). <https://doi.org/10.1109/TNS.2013.2278314>
- [2] D. Söderström, L.M. Luza, T. Gil et al., Technology dependence of stuck bits and single-event upsets in 110-, 72-, and 63-nm SDRAMs. *IEEE Trans. Nucl. Sci.* 70, 1861–1869 (2023). <https://doi.org/10.1109/TNS.2023.3295435>
- [3] Y. Xiong, N.J. Pieper, M.W. McCurdy et al., Evaluation of single-event-upset vulnerability in 5-nm bulk FinFET technology nodes under protons. *IEEE Trans. Nucl. Sci.* 70, 1687–1693 (2023). <https://doi.org/10.1109/TNS.2023.3246085>
- [4] A.S. Sajit and M.A. Turi, SEU tolerance of FinFET 6T SRAM, 8T SRAM and DICE memory cells, in *Paper presented at the 7th Annual Computing and Communication Workshop and Conference (CCWC)* (Las Vegas, NV, USA, 09–11 Jan. 2017). <https://doi.org/10.1109/CCWC.2017.7868477>
- [5] Y.Y. Luo, F.Q. Zhang, C. Wei et al., The orientational dependence of single event upsets and multiple-cell upsets in 65 nm dual DICE SRAM. *Microelectron. Reliab.* 94, 24–31 (2019). <https://doi.org/10.1016/j.microrel.2019.01.013>
- [6] Z. He, S.W. Zhao, T.Q. Liu et al., Verification of SEU resistance in 65nm high-performance SRAM with dual DICE interleaving and EDAC mitigation strategies. *Nucl. Sci. Tech.* 32, 139 (2021). <https://doi.org/10.1007/s41365-021-00979-8>
- [7] G. Prasad, B.C. Mandi, and M. Ali, Power optimized SRAM cell with high radiation hardened for aerospace applications. *Microelectron.* (2020). <https://doi.org/10.1016/j.mejo.2020.104843>
- [8] S. Pal and A. Islam, 9-T SRAM cell for reliable ultralow-power applications and solving multibit Soft-Error issue. *IEEE Trans. Device Mater. Reliab.* 16, 172–182 (2016). <https://doi.org/10.1109/TDMR.2016.2544780>

- [9] A.B. Yan, Z.L. Xu, X.F. Feng et al., Novel quadruple-latch designs with optimized overhead for node-upset-tolerant reliable computing in harsh radiation environments. *IEEE Trans. Emerging Top. Comput.* 10, 404–413 (2022). <https://doi.org/10.1109/TETC.2020.3025584>
- [10] D. Tsoukalas, C. Tsamis, D.N. Kouvatsos et al., Reduction of the reverse short channel effect in thick SOI MOSFET's. *IEEE Electron Device Lett.* 18, 90–92 (1997). <https://doi.org/10.1109/55.556090>
- [11] V. Ferlet-Cavrois, S. Quoizola, O. Musseau et al., Total dose induced latch in short channel NMOS/SOI transistors. *IEEE Trans. Nucl. Sci.* 45, 2458–2466 (1998). <https://doi.org/10.1109/23.736486>
- [12] M. Lee, M. Fujishima, and K. Asada, A high speed CMOS/SOI low power technology. *IEEE Trans. Electron Devices* (1993). <https://doi.org/10.1109/16.239769>
- [13] Y.W. Chang, J.X. Luo, J. Chen et al., Compact model for n-MOSFETs. *IEEE Trans. Electron Devices* 66, 249–254 (2019). <https://doi.org/10.1109/TED.2018.2873590>
- [14] R. Liu, A. Evans, L. Chen et al., Single event transient and TID study in 28 nm UTBB FDSOI technology. *IEEE Trans. Nucl. Sci.* 64, 113–118 (2017). <https://doi.org/10.1109/TNS.2016.2627015>
- [15] Z.R. Li, C. Elash, C. Jin et al., SEU performance of schmitt-trigger-based flip-flops at the 22-nm FD SOI technology node. *Microelectron. Reliab.* 146, 115033 (2023). <https://doi.org/10.1016/j.microrel.2023.115033>
- [16] N.N. Mahatme, E.X. Zhang, R.A. Reed et al., Impact of back-gate bias and device geometry on the total ionizing dose response of 1-transistor floating body DRAMs. *IEEE Trans. Nucl. Sci.* 59, 2966–2973 (2012). <https://doi.org/10.1109/TNS.2012.2223828>
- [17] P.X. Zhao, B. Li, H.N. Liu et al., The effects of total ionizing dose on the SEU cross-section of SOI SRAMs in 22-nm and 28-nm FD technologies. *Electronics* 11, 3188 (2022). <https://doi.org/10.3390/electronics11193188>
- [18] Z.R. Li, C.J. Elash, C. Jin et al., Comparison of total ionizing dose effects. *Electronics* (2022). <https://doi.org/10.3390/electronics11111757>
- [19] X. Zhang, F.Y. Liu, B. Li et al., Comparison of total ionizing dose effects in SOI FinFETs between room and high temperature. *IEEE Trans. Nucl. Sci.* 69, 359–366 (2022). <https://doi.org/10.1109/TNS.2021.3129784>
- [20] T. Ma, S. Bonaldo, S. Mattiazzo et al., TID degradation mechanisms in 16-nm bulk FinFETs irradiated to ultra-high doses. *IEEE Trans. Nucl. Sci.* 68, 1571–1578 (2021). <https://doi.org/10.1109/TNS.2021.3076977>
- [21] H.-B. Wang, J.S. Kauppila, K. Lilja et al., Evaluation of SEU performance of 28-nm FDSOI flip-flop designs. *IEEE Trans. Nucl. Sci.* 64, 367–373 (2017). <https://doi.org/10.1109/TNS.2016.2630022>

- [22] T.Z. Gao, C.Y. Yin, Y.L. Chen et al., Simulation of total ionizing dose effects technique for CMOS inverter circuit. *Micromachines* 14, 1438 (2023). <https://doi.org/10.3390/mi14071438>
- [23] G.P. Yan, J.S. Bi, G.B. Xu et al., Simulation of total ionizing dose (TID) effects mitigation technique for 22 nm fully-depleted silicon-on-insulator (FDSOI) transistor. *IEEE Access* (2020). <https://doi.org/10.1109/ACCESS.2020.3018714>
- [24] Y.C. Wang, F.Y. Liu, B. Li et al., Dependence of temperature and back-gate bias on single-event upset induced by heavy ion in 0.2 μm DSOI CMOS technology. *IEEE Trans. Nucl. Sci.* 68, 1660–1667 (2021). <https://doi.org/10.1109/TNS.2021.3094669>
- [25] Y. Huang, Z.S. Han, F.Y. Liu et al., Total ionizing dose radiation effects hardening using back-gate bias in double-SOI structure. *IEEE Trans. Nucl. Sci.* 69, 453–461 (2022). <https://doi.org/10.1109/TNS.2022.3145027>
- [26] Y. Huang, B. Li, X. Zhao et al., An effective method to compensate total ionizing dose-induced degradation on double-SOI structure. *IEEE Trans. Nucl. Sci.* 65, 1532–1539 (2018). <https://doi.org/10.1109/TNS.2018.2824402>
- [27] B. Li, J. Wu, J.T. Gao et al., The total ionizing dose response of a DSOI 4Kb SRAM. *Microelectron. Reliab.* 76, 714–718 (2017). <https://doi.org/10.1016/j.microrel.2017.07.068>
- [28] K. Zhao, X. Zhao, J.T. Gao et al., DSOI FET - A novel TID tolerant SOI transistor, in *Paper presented at the 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)* (Guilin, China, 28-31 Oct. 2014). <https://doi.org/10.1109/ICSICT.2014.7021440>
- [29] K. Takeuchi, K. Sakamoto, K. Yukumatsu et al., Characteristic charge collection mechanism observed in FinFET SRAM cells. *IEEE Trans. Nucl. Sci.* 69, 1833–1839 (2022). <https://doi.org/10.1109/TNS.2022.3188993>
- [30] A. Karkri, M. Hadrami, M. Benaichi et al., Numerical modelling of degenerate and nondegenerate semiconductors with the Fermi-Dirac distribution, in *Paper presented at the 2016 International Conference on Electrical and Information Technologies (ICEIT)* (Tangiers, Morocco, 04-07 May 2016). <https://doi.org/10.1109/EITech.2016.7519601>
- [31] S.K. Saha, S.I. Ferdaus, S.I. Reba et al., Effect of field dependent mobility and simultaneous consideration of both SRH and auger recombination on the analytical modeling of internal quantum efficiency of a si-solar cell, in *Paper presented at the TENCON 2011 - 2011 IEEE Region 10 Conference* (Bali, Indonesia, 21-24 Nov. 2011). <https://doi.org/10.1109/TENCON.2011.6129190>
- [32] M. Eng and H.Y. Wong, Automatic TCAD model parameter calibration using autoencoder, in *Paper presented at the 2023 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)* (Kobe, Japan, 27-29 Sept. 2023). <https://doi.org/10.23919/SISPAD57422.2023.10319530>

- [33] G. Sasso, N. Rinaldi, G. Matz et al., Analytical models of effective DOS, saturation velocity and high-field mobility for SiGe HBTs numerical simulation, in *Paper presented at the 2010 International Conference on Simulation of Semiconductor Processes and Devices* (Bologna, Italy, 06-08 Sept. 2010). <https://doi.org/10.1109/SISPAD.2010.5604505>
- [34] B.J. Liu, L. Cai, Y. Li et al., Reliability for nano-magnetic logic (NML) circuit under single event effect. *Microelectron. J.* 46, 20-26 (2015). <https://doi.org/10.1016/j.mejo.2014.09.014>
- [35] W. Zhao, W. Chen, C.H. He et al., Prediction of single event upset critical charge and sensitive volume depth by energy deposition analysis of low energy protons. *Radiat. Eff. Defects Solids* 175, 1093-1108 (2020). <https://doi.org/10.1080/10420150.2020.1806838>
- [36] Q.W. Zheng, J.W. Cui, W. Lu et al., The increased single-event upset sensitivity of 65-nm DICE SRAM induced by total ionizing dose. *IEEE Trans. Nucl. Sci.* 65, 1920-1927 (2018). <https://doi.org/10.1109/TNS.2018.2816583>
- [37] L. Artola, G. Hubert, S. Duzellier et al., Collected charge analysis for a new transient model by TCAD simulation in 90 nm technology. *IEEE Trans. Nucl. Sci.* 57, 1869-1875 (2010). <https://doi.org/10.1109/TNS.2010.2053944>
- [38] V. Chandra and R. Aitken, Impact of technology and voltage scaling on the soft error susceptibility in nanoscale CMOS, in *Paper presented at the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems* (Cambridge, MA, USA, 01-03 Oct. 2008). <https://doi.org/10.1109/DFT.2008.50>
- [39] G.L. Tian, J.S. Bi, G.B. Xu et al., Single-event-transient effects in silicon-on-insulator ferroelectric double-gate vertical tunneling field effect transistors. *Sci. China Inf. Sci.* 63, 229403 (2020). <https://doi.org/10.1007/s11432-019-2716-5>
- [40] E. Stevens, Depletion region thicknesses in diffused junctions. *IEEE Trans. Electron Devices* 20, 659-660 (1973). <https://doi.org/10.1109/T-ED.1973.17721>

Note: Figure translations are in progress. See original paper for figures.

Source: ChinaXiv – Machine translation. Verify with original.