

## A flexible and robust soft-error testing system for microelectronic devices and integrated circuits

### Postprint

**Authors:** WANG Xiao-Hui, TONG Teng, Su Hong, Jie Liu, ZHANG Zhan-Gang, GU Song, LIU Tian-Qi, KONG Jie, ZHAO Xing-Wen, YANG Zhen-Lei

**Date:** 2023-06-18T00:00:00+00:00

### Abstract

Single event effects (SEEs) induced by radiations become a significant reliability challenge for modern electronic systems. To evaluate SEEs susceptibility for microelectronic devices and integrated circuits (ICs), an SEE testing system with flexibility and robustness was developed at Heavy Ion Research Facility in Lanzhou (HIRFL). The system is compatible with various types of microelectronic devices and ICs, and supports plenty of complex and high-speed test schemes and plans for the irradiated devices under test (DUTs). Thanks to the combination of meticulous circuit design and the hardened logic design, the system has additional performances to avoid an overheated situation and irradiations by stray radiations. The system has been tested and verified by experiments for irradiating devices at HIRFL.

### Full Text

## A Flexible and Robust Soft-Error Testing System for Microelectronic Devices and Integrated Circuits

Xiao-Hui Wang<sup>1,2</sup>, Teng Tong<sup>1,2</sup>, Hong Su<sup>1,†</sup>, Jie Liu<sup>1</sup>, Zhan-Gang Zhang<sup>1,2</sup>, Song Gu<sup>1,2</sup>, Tian-Qi Liu<sup>1,2</sup>, Jie Kong<sup>1</sup>, Xing-Wen Zhao<sup>1,2</sup>, and Zhen-Lei Yang<sup>1,2</sup>

<sup>1</sup>Institute of Modern Physics, Chinese Academy of Sciences, Lanzhou 730000, China

<sup>2</sup>University of Chinese Academy of Sciences, Beijing 100049, China

(Received August 15, 2014; accepted in revised form September 23, 2014; published online June 20, 2015)

**Abstract:** Radiation-induced single event effects (SEEs) pose a significant reliability challenge for modern electronic systems. To evaluate SEE susceptibility in microelectronic devices and integrated circuits (ICs), a flexible and robust SEE testing system was developed at the Heavy Ion Research Facility in Lanzhou (HIRFL). The system is compatible with various types of microelectronic devices and ICs, and supports numerous complex, high-speed test schemes for irradiated devices under test (DUTs). Through meticulous circuit design and hardened logic implementation, the system provides additional capabilities to prevent overheating and mitigate irradiation from stray radiation. The system has been experimentally tested and verified for device irradiation at HIRFL.

**Keywords:** SEE testing, Testing system, Single Event Effects, Soft errors, HIRFL

**DOI:** 10.13538/j.1001-8042/nst.26.030401

---

## INTRODUCTION

Radiation-induced single event effects (SEEs) are considered a primary challenge to the reliability of microelectronic devices and integrated circuits (ICs) [1, 2], as highly energetic particles traversing sensitive regions of devices under test (DUTs) induce charge collection [1, 3-5]. To indirectly assess SEE sensitivity in DUTs—particularly non-destructive effects including single event upset (SEU), single event transient (SET), single event functional interrupt (SEFI), and single event latch-up (SEL) [1, 6]—ground tests on accelerators are generally performed as a critical approach for exposing DUTs to radiation environments [5, 7]. Consequently, an effective and accurate testing system is an indispensable tool for characterizing SEEs.

This paper presents the design and construction of a robust, flexible system developed primarily for soft-error testing at the Heavy Ion Research Facility in Lanzhou (HIRFL). The primary design objective is to support multiple I/O standards for physical compatibility with diverse digital devices, such as static random access memories (SRAMs), dynamic random access memories (DRAMs), flash memories, and field programmable gate arrays (FPGAs). As a testing system composed of programmable logic devices combined with extensible control software, it can logically support extensive SEE experiments while enabling smooth management.

Additionally, the system provides high access speeds (up to 200 Msp/s) and real-time monitoring for DUTs, enabling effective detection and recording of soft errors during experiments at HIRFL. Using this testing system, SEE characterization experiments have been successfully performed on various devices. Notably, one type of FPGA intended for satellite applications and its reinforced logic design have been tested and verified.

## II. DESIGN OF THE TESTING SYSTEM

Based on established guidelines and standards for SEE testing procedures [1, 5-11] and prior SEE testing system designs [12-23], a block diagram of the soft-error testing system was developed (Fig. 1 [Figure 1: see original paper]). The system is divided into two main parts. The primary component consists of a circuitual subsystem, programmable power supplies, an RS485-to-USB adapter, and a control computer, all located in the irradiation laboratory where DUTs are exposed. The secondary component is a monitoring computer in the operators' room, connected to the control computer via remote desktop protocol, which controls the testing system. These two parts are separated by bioshielding to protect personnel from radiation.

The circuitual subsystem is architected to detect soft errors in DUTs using a motherboard-daughterboard structure. Daughterboards are designed to mount DUTs, while the motherboard implements required functions. This structure offers cost reduction through motherboard reuse and facilitates experiments in vacuum chambers due to the circuitual subsystem's robustness.

To mitigate unexpected effects from stray radiation, the remaining testing system equipment in the irradiation laboratory is positioned away from the circuitual subsystem, connected via long cables that inevitably introduce some signal degradation. To supply appropriate voltages to the circuitual subsystem, a closed control loop for power networks is implemented. This loop involves the circuitual subsystem, programmable power supplies, control computer, and software. The workflow proceeds as follows: (1) programmable power supplies provide required voltage to the circuitual subsystem; (2) the circuitual subsystem feeds actual voltage values back to the control computer; and (3) the control computer instructs the programmable power supplies to modulate their output voltage.

Furthermore, to ensure reliable data transfer over long cables between the circuitual subsystem and control computer, a derived industrial RS-485 communication standard is employed, utilizing checking techniques at both the byte and frame layers.

### A. Design of the Circuitual Subsystem

The structure of the circuitual subsystem is illustrated in Fig. 2 [Figure 2: see original paper]. Daughterboards carrying DUTs are discrete from the motherboard. When characterizing a specific device or IC type, the corresponding daughterboard attaches to the motherboard. The motherboard provides operating conditions for DUTs and detects soft errors occurring during irradiation. Functionally, the motherboard can be grouped into three modules: the interface module, monitoring module, and testing module.

**1. The Interface Module** The interface module imports power sources and communicates with the control computer through four DB-9 connectors. Two

connectors import power sources, with each serving two channels (Fig. 2). One channel supplies the motherboard, while the other three channels supply DUTs. The remaining two DB-9 connectors communicate with the control computer, transferring commands from the control computer and sending status information and test results back. Four pairs of communication channels implement a variation of the RS-485 standard at the physical and electrical layers. Three pairs are duplex, while the fourth is a bidirectional, configurable channel. This configuration enables various modes for different applications. For example, combining one duplex pair with one pair configured as input (relative to the circuitual subsystem) can form a joint test action group (JTAG) channel, facilitating dynamic configuration/reconfiguration of the FPGA (the core of the testing module) or accessing DUTs that support JTAG interface (e.g., programmable logic devices, memory ICs, and application-specific ICs).

**2. The Monitoring Module** The monitoring module ensures proper operation of the circuitual subsystem, centered on the motherboard monitoring and control unit (MMCU)—a circuit based on a complex programmable logic device (CPLD). The CPLD logic design is shown in Fig. 3 [Figure 3: see original paper]. The MMCU is powered directly by a low dropout regulator (LDO) and operates continuously throughout SEE testing. During testing, it samples temperatures from six thermal sensors distributed across the motherboard twice per second. If any sampled temperature exceeds a predetermined threshold, the MMCU drives the motherboard into a low-power mode, such as decreasing the testing module's operating speed (or even pausing) or turning off all other motherboard parts, depending on the temperature rise rate. Once temperatures drop below acceptable values, the monitoring and control unit continues or restarts the test cycle.

The monitoring module also manages power supplies for the testing module by switching and monitoring their status. When a test cycle begins, the MMCU activates the relay and simultaneously monitors its output. Sampled voltage values feed back into the closed control loop of the power networks described above, compensating the motherboard power supply into a suitable range without IR-drop effects from long power cables. Subsequently, four DC-DC power modules are enabled. These modules feature high integration, performance, and conversion efficiency, helping mitigate thermal emission. Following the DC-DC power modules, four overcurrent detectors are installed. If SELs occur in the testing module due to stray radiation, the overcurrent detectors trigger and disable the associated DC-DC power modules to protect the motherboard.

**3. The Testing Module** The testing module detects soft errors in DUTs, centered on the testing control unit (TCU)—a circuit based on an FPGA. The FPGA logic design is shown in Fig. 4 [Figure 4: see original paper]. Since each test plan for DUTs requires a specific configuration file, the FPGA must be reconfigured when the test plan changes. To simplify this process, two FPGA configuration modes are implemented: local mode and online mode. Local mode

uses a flash memory capable of storing up to four configuration file revisions, selectable either manually or under MMCU control. Online mode is implemented in two ways: (1) introducing a JTAG channel from the communication interface to the configuration management circuit, where the JTAG chain interface cascades the FPGA; and (2) downloading configuration files from the computer into the FPGA via JTAG interface using the MMCU.

Once an experiment begins, the testing module provides operating conditions for DUTs. Up to three channels of adjustable power supplies can be imported to the daughterboard, sufficient for most DUT types in both normal and bias modes. The power supply control and compensation mechanism is identical to that described in the monitoring module. Power source currents are measured to detect whether SELs occur in DUTs.

For DUT data access, the testing module provides up to 120 channels of single-ended signals and 40 pairs of differential signals through two high-speed, high-density board-to-board connectors. Each connector has 180 pins, with 60 single-ended channels and 20 differential pairs assigned. Signals are alternately isolated with ground to decrease crosstalk. Moreover, signal traces on the printed circuit board (PCB) are spaced at least five times the trace width apart, further reducing interference. Traces are wired to connectors in equal length to ensure timing alignment, resulting in connection throughput of no less than 200 Mbps. Since the TCU supports various I/O standards at four voltage levels (1.2, 1.8, 2.5, and 3.3 V), most DUTs can be accessed directly. DUT temperatures are monitored by sampling sensors inside the DUTs or assembled nearby. Combined with appropriate heating methods, temperature-biased experiments can be performed, which also helps protect DUTs from overheating during normal testing.

The testing module performs soft-error detection when DUTs are ready. It initializes DUTs differently depending on DUT type or test plan, then detects soft errors by accessing DUTs and monitoring their currents. Once a soft error is detected, the TCU packs associated information and a timestamp into a frame, which is pushed into a first-in-first-out (FIFO) queue for automatic transmission to the computer. For complex test plans, SRAM and double data rate (DDR) synchronous dynamic random access memory (SDRAM) can serve multiple purposes, such as storing initial testing data, acting as mirrors of memory ICs, and caching detected error information. Additionally, a JTAG signal path from the control computer to DUTs can be introduced for specific test plans, with both MMCU and TCU passing JTAG signals directly to DUTs.

**4. The Daughterboards** Daughterboards are dedicated to carrying DUTs. Benefiting from the number and throughput of connections between daughterboard and TCU, DUTs can be assembled variously. Multiple DUTs of the same type can be placed on one daughterboard to save preparation or changeover time. Multiple DUTs of different types can also be placed on one daughterboard for comparative testing.

**5. Layout of the Circuital Subsystem** The PCB layout of the circuital subsystem is carefully designed. In the area where DUTs are exposed to radiation, no devices are placed on the motherboard. All active devices and ICs on the motherboard are placed on the back side. The 2.5-mm-thick PCB board effectively blocks stray heavy ions from the accelerator from reaching active devices and ICs on the motherboard. This design also facilitates motherboard cooling, as nearly all active devices and ICs can be attached to a metal heat sink.

## B. Design of the Control Software

Control software manages the testing system and test procedures. While the testing system is compatible with various DUT types, different DUTs have different parameters: power supply voltages, temperature ranges, access modes, and supported test plans. Consequently, initialization and SEE testing methods vary, and data processing methods for soft errors differ across test plans. To create general software for different DUTs, systematic approaches were adopted. DUT parameters and supported test plans are abstracted and stored in databases and profiles, with associated configuration files packed into folders. Data processing subprograms are compiled as dynamic link libraries (DLLs). A simple flow chart of the software is shown in Fig. 5 [Figure 5: see original paper].

---

## III. APPLICATIONS IN EXPERIMENTS

A series of hardness assurance tests for space applications were performed using this testing system. Several SRAMs fabricated in different processes were tested, irradiated with heavy ion beams of  $^{129}\text{Xe}$ ,  $^{12}\text{C}$ , or  $^{209}\text{Bi}$  [24]. Bit-flipping events and real-time DUT current variations were detected and logged, each with a timestamp. A synchronous 40-bit counter generated 10 ns timestamps over a long range exceeding three hours, enabling calculation of SEE rates and supporting additional deep analyses.

Figure 6 [Figure 6: see original paper] shows a portion of raw items logging bit-flipping events, where timestamps help distinguish possible multiple cell upsets (MCUs). With a DUT access interval of 50 ns, the first three items occur in the same polling cycle. The addresses of the second and third items differ by only one bit from the first item, suggesting that bit flips in two or three of these items may be caused by an MCU. Whether this represents a true MCU event depends on the DUT die layout and additional analysis.

Based on experimental data from ISSI SRAMs using this testing system, interesting phenomena were observed [25]. Results show that error correcting code (ECC) utilizing Hamming code dramatically improves device radiation tolerance, though accumulated bit-flips can render ECC ineffective.

Temperature dependence of SEU in commercial bulk and SOI (silicon on insulator) SRAMs was investigated using this system [26]. Results demonstrate that SEU cross-section is affected by temperature, particularly around the linear energy transfer threshold for SEU occurrence [26].

Specifically, a flash-based FPGA proposed for satellite application was assessed, and its internal logic design verified. The FPGA's primary inherent blocks—programmable logic elements and embedded RAMs—were tested separately. Programmable logic elements were configured as shifting register chains and inverter chains before exposure, with outputs continuously read at 200 million times per second. Figure 7 [Figure 7: see original paper] shows the raw item data format logging bit-flipping events in the shifting register chains. The test method for embedded RAMs is similar to that for normal RAM ICs. During FPGA testing, no SEL events were observed even when linear energy transfer (LET) exceeded  $90 \text{ MeV} \cdot \text{cm}^2/\text{mg}$ , substantially higher than the specified threshold for space applications.

Based on preliminary assessments of the FPGA's radiation sensitivity, the internal logic designs were hardened through several methods, including modular redundant design and ECC. The FPGA with final logic design was then exposed to heavy ion irradiation, and acquired data were analyzed to verify the logic design's suitability for satellite application.

Recently, two FPGA types—an advanced flash-based FPGA and an SRAM-based FPGA—were preliminarily tested as candidates for space applications. Experiments showed they were immune to SEL at least at LET of  $37.6 \text{ MeV} \cdot \text{cm}^2/\text{mg}$ , with the advanced flash-based FPGA's soft error rate approximately  $10^{-8} \text{ cm}^2/\text{bit}$  at LET of  $20\text{--}40 \text{ MeV} \cdot \text{cm}^2/\text{mg}$ . These results agree with manufacturer reports, though additional detailed experiments are required.

---

#### IV. CONCLUSION

The foregoing experiments demonstrate that the testing system is robust and flexible. The system can protect itself from inefficient heat sinking and tolerate stray radiation. Additionally, sufficient hardware resources make it flexible enough to be compatible with multiple DUTs. The logic design and software design for the testing system are modular, making it easy to migrate to new testing tasks simply by adding or replacing several modules. This accelerates the design process for new and more complicated DUTs and saves time in preparing testing experiments. Furthermore, evaluations and verifications of hardened algorithms and logic designs can be performed using this testing system.

## ACKNOWLEDGMENTS

The authors would like to thank the staff of the HIRFL accelerator for their help during the irradiation experiments.

## REFERENCES

- [1] Nicolaidis M. ed. Soft errors in modern electronic systems. *Frontiers in Electronic Testing*, 41, 2011. DOI: 10.1007/978-
- [2] Dodd P E, Shaneyfelt M R, Schwank J R, et al. Current and future challenges in radiation effects on CMOS electronics. *IEEE T Nucl Sci*, 2010, 57: 1747-1763. DOI: 10.1109/TNS.2010.2042613
- [3] Dodd P E and Massengill L W. Basic mechanisms and modeling of single-event upset in digital microelectronics. *IEEE T Nucl Sci*, 2003, 50: 583-602. DOI: 10.1109/TNS.2003.813129
- [4] Munteanu D and Aufran J L. Modeling and simulation of single-event effects in digital devices and ICs. *IEEE T Nucl Sci*, 2008, 55: 1854-1878. DOI: 10.1109/TNS.2008.2000957
- [5] Schwank J R, Shaneyfelt M R and Dodd P E. Radiation hardness assurance testing of microelectronic devices and integrated circuits: radiation environments, physical mechanisms, and foundations for hardness assurance. *IEEE T Nucl Sci*, 2013, 60: 2074-2100. DOI: 10.1109/TNS.2013.2254722
- [6] JESD89A J S. Measurement and reporting of alpha particle and terrestrial cosmic ray-induced soft errors in semiconductor devices. Solid State Technology Association, 2006.
- [7] Shaneyfelt M R, Schwank J R, Dodd P E, et al. Total ionizing dose and single event effects hardness assurance qualification issues for microelectronics. *IEEE T Nucl Sci*, 2008, 55: 1926-1946. DOI: 10.1109/TNS.2008.2001268
- [8] Schwank J R, Shaneyfelt M R and Dodd P E. Radiation hardness assurance testing of microelectronic devices and integrated circuits: test guideline for proton and heavy ion single-event effects. *IEEE T Nucl Sci*, 2013, 60: 2101-2118. DOI: 10.1109/TNS.2013.2261317
- [9] Felix J A, Schwank J R, Shaneyfelt M R, et al. Test procedures for proton-induced single event latchup in space environments. *IEEE T Nucl Sci*, 2008, 55: 2161-2165. DOI: 10.1109/TNS.2008.2000773
- [10] Schwank J R, Shaneyfelt M R, Dodd P E, et al. Hardness assurance test guideline for qualifying devices for use in proton environments. *IEEE T Nucl Sci*, 2009, 56: 2171-2178. DOI: 10.1109/TNS.2009.2013239
- [11] Aguirre M A, Tombs J N and Guzman Miranda H. Fault injection analysis of bidirectional signals. *IEEE T Nucl Sci*, 2009, 56: 2179-2183. DOI: 10.1109/TNS.2009.2019274
- [12] Lopez-Ongil C, Garcia-Valderas M, Portela-Garcia M, et al. Autonomous fault emulation: a new FPGA-based acceleration system for hardness evaluation. *IEEE T Nucl Sci*, 2007, 54: 252-261. DOI: 10.1109/TNS.2006.889115
- [13] Palomo F R, Mogollon J M, Napoles J, et al. Pulsed laser SEU cross section measurement using coincidence detectors. *IEEE T Nucl Sci*, 2009, 56: 2001-2007. DOI: 10.1109/TNS.2009.2018274
- [14] Alderighi M, Casini F, Citterio M, et al. Using FLIPPER to predict proton irradiation results for VIRTEX 2 devices: a case study. *IEEE T Nucl Sci*, 2009, 56: 2103-2110. DOI: 10.1109/TNS.2009.2015880
- [15] Alderighi M, Casini F, d' Angelo S, et al. Evaluation of single event upset

mitigation schemes for SRAM based FPGAs using the FLIPPER fault injection platform. IEEE Int Symp Defect, 2007, 105–113. DOI: 10.1109/DFT.2007.45 [16] Valsecchi N, Gloutnay E, Pellerin T, et al. Development of a versatile test platform for single event effect (SEE) characterization of analog, digital and mixed-signals integrated circuits (ICs). IEEE T Nucl Sci, 2009, 56: 3341–3346. DOI: 10.1109/TNS.2009.2032864 [17] Peronnard P, Velazco R, Hubert G, et al. Real-life SEU experiments on 90 nm SRAMs in atmospheric environment: measures versus predictions done by means of MUSCA SEP3 platform. IEEE T Nucl Sci, 2009, 56: 3450–3455. DOI: 10.1109/TNS.2009.2033362 [18] Adell P C, Edmonds L, McPeak R, et al. An approach to single event testing of SDRAMs. IEEE T Nucl Sci, 2010, 57: 2923–2928. DOI: 10.1109/TNS.2010.2059711 [19] Chugg A M, McIntosh J, Burnell A J, et al. Probing the nature of intermittently stuck bits in dynamic RAM cells. IEEE T Nucl Sci, 2010, 57: 3190–3198. DOI: 10.1109/TNS.2010.2084103 [20] Rezgui S, Louris P and Sharmin R. SEE characterization of the new RTAX-DSP (RTAX-D) antifuse-based FPGA. IEEE T Nucl Sci, 2010, 57: 3537–3546. DOI: 10.1109/TNS.2010.2085017 [21] Berg M, Kim H, Friendlich M, et al. SEU analysis of complex circuits implemented in actel RTAX-S FPGA devices. IEEE T Nucl Sci, 2011, 58: 1015–1022. DOI: 10.1109/TNS.2011.2128886 [22] Cabanas-Holmen M, Cannon E H, Amort T, et al. Predicting the single-event error rate of a radiation hardened by design microprocessor. IEEE T Nucl Sci, 2011, 58: 2726–2733. DOI: 10.1109/TNS.2011.2168978 [23] Azambuja J R, Pagliarini S, Altieri M, et al. A fault tolerant approach to detect transient faults in microprocessors based on a non-intrusive reconfigurable hardware. IEEE T Nucl Sci, 2012, 59: 1117–1124. DOI: 10.1109/TNS.2012.2201750 [24] Tong T, Su H, Wang X H, et al. An improved system of detecting single event effect in SRAM. Nucl Phys Rev, 2014, 31: 170–176. (in Chinese) DOI: 10.11804/NuclPhysRev.31.02.170 [25] Tong T, Wang X H, Zhang Z G, et al. Effectiveness and failure modes of error correcting code in industrial 65 nm CMOS SRAMs exposed to heavy ions. Nucl Sci Tech, 2014, 25: 010405. DOI: 10.13538/j.1001-8042/nst.25.010405 [26] Liu T Q, Geng C, Zhang Z G, et al. Impact of temperature on single event upset measurement by heavy ions in SRAM devices. J Semicond, 2014, 35: 084008. DOI: 10.1088/1674-4926/35/8/084008

*Note: Figure translations are in progress. See original paper for figures.*

*Source: ChinaXiv – Machine translation. Verify with original.*