

Dynamic Characterizations of AlGa_N-Ga_N HEMTs with Field-plates using a Double-gate Structure

Authors: Guohao Yu, Yue Wang, Yong Cai, Zhihua Dong, Chunhong Zeng, Baoshun Zhang

Date: 2016-12-23T00:00:00+00:00

Abstract

A novel double gate AlGa_N/Ga_N HEMT, in which an additional top-gate covers the adjacent regions of normal gate, was proposed and fabricated for the first time to compare the dynamic characteristics of AlGa_N/Ga_N HEMTs with source field plate(SFP) and gate field plate(GFP). During the dynamic characterization, the device was configured in two operation modes, one is the source-field-plate mode (SFP-mode) with the top gate biased at 0V, another is the gate-field-plate mode (GFP-mode) with applying the gate pulse signal on the top gate at the same time. Compared to an AlGa_N/Ga_N HEMT without field plates, both GFP and SFP much improve the dynamic performances. Compared to SFP, the GFP shows better dynamic performances with a ~34% reduction of switch-on delay time and ~6% reduction of dynamic on-resistance. By study of the dynamic characteristics with applying negative voltage on the top gate during off-state, the mechanism differences between GFP and SFP are discussed in detail.

Full Text

Dynamic Characterizations of AlGa_N/Ga_N HEMTs with Field-Plates Using a Double-Gate Structure

Guohao Yu, Yue Wang, Yong Cai, Zhihua Dong, Chunhong Zeng, Baoshun Zhang

Suzhou Institute of Nano-tech and Nano-bionics, Chinese Academy of Sciences (CAS)

Abstract— A novel double-gate AlGa_N/Ga_N HEMT, in which an additional top-gate covers the adjacent regions of the normal gate, was proposed and fabricated for the first time to compare the dynamic characteristics of AlGa_N/Ga_N

HEMTs with source field plate (SFP) and gate field plate (GFP). During dynamic characterization, the device was configured in two operation modes: one is the source-field-plate mode (SFP-mode) with the top gate biased at 0 V, and the other is the gate-field-plate mode (GFP-mode) with the gate pulse signal applied to the top gate simultaneously. Compared to an AlGaIn/GaN HEMT without field plates, both GFP and SFP significantly improve dynamic performance. Compared to SFP, GFP demonstrates superior dynamic performance with approximately 34% reduction in switch-on delay time and 6% reduction in dynamic on-resistance. The mechanism differences between GFP and SFP are discussed in detail through studies of dynamic characteristics with negative voltage applied to the top gate during the off-state.

Index Terms— AlGaIn/GaN high electron mobility transistor (HEMT), dynamic performance, power device

I. Introduction

AlGaIn/GaN HEMTs have successfully demonstrated promising potential in high-frequency and power electronics applications [1][2]. However, the current collapse effect is detrimental to HEMT performance, with trap states in the bulk and/or surface of the material playing important roles due to virtual gate effects [3][4]. For high-voltage AlGaIn/GaN HEMTs operating in switching mode, the current collapse effect in dynamic performance always results in degradation—specifically, longer switch-on delay time and higher dynamic ON-resistance [5][6]—which increases power consumption in electrical energy conversion systems where GaN-based power devices are considered the most promising candidates [7][8].

Field plates (FPs), including source field plate (SFP) [9][10], gate field plate (GFP), and multi-field-plate (MFP) [11][12], have demonstrated effectiveness in improving dynamic performance in AlGaIn/GaN HEMTs, showing lower dynamic ON-resistance. However, no direct comparison has been made between SFP and GFP, and the mechanism differences underlying dynamic performance improvement between SFP and GFP have not been explicitly distinguished thus far.

In this study, a novel double-gate AlGaIn/GaN HEMT (DG-HEMT) was proposed and fabricated for the first time to investigate the effects of SFP and GFP on dynamic characteristics. In this new device structure, an additional top-gate electrode covers the normal gate and extends toward the source and drain electrodes with overhangs, as shown in Fig. 1(a). According to their directions (pointing to source or drain), the overhang lengths are expressed as L_{TS} and L_{TD} , respectively. Thus, the gate-adjacent regions, where charging and discharging usually occur, are under the control of the top-gate. When pulse dynamic characterization is carried out, an additional pulse signal is applied to the top-gate. If this additional signal is biased constantly at 0 V, the device's

operation mode is equivalent to that with SFP (SFP-mode). Conversely, if this additional signal is identical to that applied to the normal gate, the device's operation mode is equivalent to that with GFP (GFP-mode). Consequently, more information regarding dynamic performance can be obtained from the same AlGaN/GaN HEMT, allowing us to directly compare the effects of SFP and GFP on dynamic characteristics and further distinguish the mechanism differences between them.

II. Device Fabrication

In this work, the AlGaN/GaN heterostructure was grown on a 2-inch (0001) sapphire substrate using metal-organic chemical vapor deposition (MOCVD). The epitaxial structure consists of a 2- μm -thick GaN buffer layer, a 1.0-nm-thick AlN spacer, and a 30-nm-thick $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ barrier layer. Hall measurement results show a 2DEG density of $1.44 \times 10^{13} \text{ cm}^{-2}$ and an electron mobility of $1080 \text{ cm}^2/\text{V} \cdot \text{s}$, yielding a sheet resistance of $400 \Omega/\square$.

The device fabrication process began with mesa isolation using Cl_2/BCl_3 -plasma-based dry etching. Next, source/drain ohmic contacts were formed by depositing Ti/Al/Ni/Au (20 nm/160 nm/50 nm/100 nm) metal stacks, followed by annealing at 850°C for 30 s in an N_2 atmosphere. The contact resistance of approximately $0.7 \Omega \cdot \text{mm}$ was derived from measurements of linear Transmission Line Method (TLM) patterns. The gate was then formed by depositing Ni/Au (50 nm/200 nm) and lift-off. A dielectric layer of 165 nm SiN was deposited at 350°C in a PECVD system. The top-gate electrode was formed using the same processes as the normal gate. Finally, electrode pads were opened by RIE dry etching of the SiN layer. The gate-source spacing is 5 μm , the gate-drain spacing is 12 μm , and the gate width and length are 100 μm and 2 μm , respectively. Fig. 1(b) shows the optical microscopy image of the fabricated DG-HEMT with L_{TS} of 2 μm and L_{TD} of 4 μm , respectively. For comparison, normal AlGaN/GaN HEMTs with identical geometries were fabricated on the same wafer simultaneously.

III. Device Characteristics and Discussion

The two device types—normal HEMT and DG-HEMT—exhibit almost identical DC characteristics. Typical DC characteristics are shown in Fig. 2, measured in the DG-HEMT with the top-gate floating. The threshold voltage (V_{th}) is approximately -3.4 V , and the drain current is approximately 34 mA at $V_G = 1 \text{ V}$, $V_D = 10 \text{ V}$.

On-wafer dynamic tests were conducted using a DC probe station. The testing circuit is schematically shown in Fig. 3. The load resistor (R_d) of 20 k Ω was chosen such that the drain current at switch-on state ($\sim 10 \text{ mA}$) is approximately

one-third of the maximum output current (~ 34 mA at $V_G = 1$ V). The power supply was set at 200 V. The circuit parasitic capacitance C_L of 106 pF was extracted from the rising edge of the drain output voltage waveform. The drain output voltage (V_o), gate input signal (V_G), and top-gate input signal (V_{TG}) were recorded by an oscilloscope. During dynamic testing, two operation modes—SFP-mode and GFP-mode—were characterized. To explicitly understand the effects of GFP on dynamic performance, the dynamic performance of the device driven in another mode where the top-gate was applied with different negative voltages during the off-state was also investigated.

[Figure 3: see original paper] Schematic diagram of the dynamic testing system.

In Fig. 4, the drain output voltage (V_o) waveforms of a DG-HEMT operating in SFP-mode and GFP-mode are compared with that of a normal HEMT. The falling delay time (τ_{fd}) is defined as the interval from the beginning of gate switch-on (t_0) to t_d when V_o drops to 90% of the V_o peak-to-peak value. The dynamic ON-resistance (R_{on_D}) is defined as the average resistance from t_d to the next switch-off time (t_1). The normal HEMT without FPs exhibits serious dynamic performance degradation with a longer τ_{fd} (2.75 s) and a higher R_{on_D} (2916 Ω). In contrast, τ_{fd} and R_{on_D} are 1.6 s and 500 Ω for SFP-mode, and 1.05 s and 470 Ω for GFP-mode, indicating that field plates significantly improve the dynamic performance of AlGaIn/GaN HEMTs. Moreover, the dynamic performance of GFP-mode is superior to that of SFP-mode, with approximately 34% reduction in τ_{fd} and 6% reduction in R_{on_D} .

[Figure 1: see original paper] (a) Schematic cross-sectional diagram of a double-gate AlGaIn/GaN HEMT (DG-HEMT), (b) The optical image of the DG-HEMT.

In AlGaIn/GaN HEMTs, the peak electric field usually locates under the drain-side gate edge; the higher the peak electric field, the more charges are trapped in the regions adjacent to the gate electrode during the off-state. Field plates, both SFP and GFP, can effectively suppress the peak electric field by leveling the electric-field distribution underneath the gate electrodes [?][?], thereby reducing the amount of trapped charges. As a result, dynamic performance can be significantly improved.

It can be observed that for the device operating in GFP-mode, when the device is switched on by applying a positive pulse voltage (+1 V) to the gate, the GFP is also positively biased. Although the trapped negative charges cannot be released rapidly, more electrons can be induced immediately by the positive voltage at the GFP, which partly compensates for the 2DEG loss caused by negative charges trapped at the interface or in the barrier layer, thus improving device dynamic performance.

Is this positive-voltage-induced 2DEG compensation sufficient to account for the total improvement in dynamic performance? To clarify this, another dynamic test was conducted in which the top-gate was applied with different negative

voltages (from -5 V to -15 V) during the off-state while being maintained at 0 V during the on-state.

[Figure 4: see original paper] Input pulse signals and drain output voltage (V_o) waveforms of a DG-HEMT working at SFP-mode, GFP-mode and a normal-HEMT.

Table 1 lists the τ_{fd} and R_{on_D} measured at different off-state top-gate voltages. It can be observed that dynamic performance improves as the off-state top-gate voltage decreases (becomes more negative). During the off-state, a negative voltage applied to the top-gate induces an upward electric field that blocks electrons from moving upward to the barrier layer and interface. Consequently, fewer negative charges are trapped in those regions during the off-state, resulting in shorter τ_{fd} and lower R_{on_D} . This mechanism also accounts for the superior dynamic characteristics of GFP since the GFP is negatively biased during the off-state.

Table 1. τ_{fd} and R_{on_D} vs. Off-state top-gate voltage $V_{TG-off-state}$

$V_{TG-off-state}$ (V)	τ_{fd} (s)	R_{on_D} (Ω)
------------------------	-----------------	--------------------------

IV. Conclusion

A novel AlGaIn/GaN DG-HEMT was used to investigate the dynamic performance of devices with SFP and GFP. Devices with field plates exhibit superior dynamic performance compared to those without field plates. Furthermore, GFP improves dynamic performance more than SFP does, which is explained by two mechanisms: one is 2DEG compensation during the on-state, and the other is reduced negative charge trapping during the off-state.

V. Acknowledgment

The authors would like to thank the Nanofabrication Facility and Platform for Characterization & Test of SINANO, CAS.

References

- [1] Steven C. Binari, Kiki Ikossi, Jason A. Roussos, Walter Kruppa, Senior, Doewon Park, Harry B. Dietrich, Daniel D. Koleske, Alma E. Wickenden, and Richard L. Henry, "Trapping effects and microwave power performance in AlGaIn/GaN HEMTs," *IEEE Trans Electron Devices*, vol. 48, no. 3, pp. 465-471, Mar. 2001.

- [2] Rongming Chu, Andrea Corrión, Mary Chen, Ray Li, Danny Wong, Daniel Zehnder, Brian Hughes, and Karim Boutros, "1200-V Normally Off GaN-on-Si Field-Effect Transistors With Low Dynamic ON-Resistance," *IEEE Electron Device Lett.*, vol. 32, no. 5, pp. 824-826, May 2008.
- [3] J.S. Lee, J.W. Kim, J.H. Lee, C.S. Kim, J.E. Oh, M.W. Shin and J.H. Lee, "Reduction of current collapse in AlGaIn/GaN HFETs using AlN interfacial layer," *Electron Lett.*, vol. 39, no. 9, pp. 750-751, May 2003.
- [4] Klein P B, Binari S C., "Photoionization spectroscopy of deep defects responsible for current collapse in nitride-based field effect transistors," *J Phys Condens Matter*, vol. 15, no. 1, pp. 641-667, 2003.
- [5] Bruce M. Green, Kenneth K. Chu, E. Martin Chumbes, Joseph A. Smart, James R. Shealy, and Lester F. Eastman, "The effect of surface passivation on the microwave characteristics of undoped AlGaIn/GaN HEMTs," *IEEE Electron Device Lett.*, vol. 21, pp. 268-270, June 2000.
- [6] Ramakrishna Vetury, Naiqain Q Zhang, Stacia Keller, Umesh K. Mishra, "The impact of surface states on the DC and RF characteristics of AlGaIn/GaN HFETs," *IEEE Trans Electron Devices*, vol. 48, no. 3, pp. 560-566, Mar. 2001.
- [7] Wataru Saito, Tomohiro Nitta, Yorito Kakiuchi, Yasunobu Saito, Kunio Tsuda, Ichiro Omura, and Masakazu Yamaguchi, "A 120-W Boost Converter Operation Using a High-Voltage GaN-HEMT," *IEEE Electron Device Lett.*, vol. 29, no. 1, pp. 8-10, Jan. 2008.
- [8] Shinichi IWAKAMI, Osamu MACHIDA, Masataka YANAGIHARA, Toshihiro EHARA, Nobuo KANEKO, Hirokazu GOTO, and Akio IWABUCHI, "20m Ω , 750V High-Power AlGaIn/GaN Heterostructure Field-Effect Transistors on Si Substrate," *Jpn. J. Appl. Phys.*, Vol. 46, No. 24, pp. L587-L589, June 2007.
- [9] K.S. Boutros, S. Burnham, D. Wong, K. Shinohara, B. Hughes, D. Zehnder, and C. McGuire, "Normally-off 5A/1100V GaN-on-Silicon Device for High Voltage Applications," in *IEDM Tech. Dig.*, Dec. 2009, pp.7.5.1-7.5.3.
- [10] Wataru Saito, Tomohiro Nitta, Yorito Kakiuchi, Yasunobu Saito, Kunio Tsuda, Ichiro Omura, and Masakazu Yamaguchi, "ON-Resistance Modulation of High Voltage GaN HEMT on Sapphire Substrate Under High Applied Voltage," *IEEE Electron Device Lett.*, vol. 28, no. 8, pp:676-678, Aug. 2007.
- [11] Yifeng Wu, Matt Jacob-Mitos, Marcia L. Moore, and Sten Heikman, "A 97.8% Efficient GaN HEMT Boost Converter With 300-W Output Power at 1 MHz," *IEEE Electron Device Lett.*, vol. 29, no. 8, pp: 824-826, Aug.
- [12] Yifeng Wu, A. Saxler, Member, M. Moore, R. P. Smith, Member, S. Sheppard, P. M. Chavarkar, T. Wisleder, U. K. Mishra, and P. Parikh, "30W/mm GaN HEMTs by field plate optimization," *IEEE Electron Device Lett.*, vol. 25, no. 10, pp. 117-119, Mar. 2004.

Note: Figure translations are in progress. See original paper for figures.

Source: ChinaXiv – Machine translation. Verify with original.